Homework Assignment No. 3 - Solutions
|
|
- Kory Richards
- 6 years ago
- Views:
Transcription
1 ECE 6440 Summer 2003 Page 1 Homework Aignment o. 3 Problem 1 (10 point) Aume an LPLL ha F() 1 and the PLL parameter are 0.8V/radian, K o 100 MHz/V, and the ocillation frequency, f oc 500MHz. Sketch the control voltage at the output of the phae detector if the input frequency jump from 500MHz to 650MHz. Find the tranfer function from the input frequency, f in, to the output of the phae detector, v d. ω 1 v d V d (θ 1 θ 2 ) θ 1 K o V d ω 2 K o V d 1 K o θ 1 K ω 1 d SU03H03S1A V d ω 1 K o V d () K o ω 1 () K o ω 1 k 1 k 2 K o By partial fraction expanion we can how that k 1 k 2 ω 1 K o ω 1 K v 1.5V ote the unit of ω 1 K are (V/rad)(rad/ec) v 1/ec V and K v (2π 100MHz/V)(0.8V/rad.) x10 6 (1/ec.) v d (t) ω 1 K v (1e K vt ) 1.5(1e x106t ) A plot of v d (t) i hown below. 1.5V v d (t) 1.0V 0.5V 0V Time (n) Fig. SU03H03S1B
2 ECE 6440 Summer 2003 Page 2 Problem 2 (10 point) A Type I PLL incorporate a VCO with K o 100MHz/V, a phae detector with 1V/rad, and a firtorder, lowpa filter with ω LPF 2π x10 6 radian/ hown below. A divider of 100 ha been placed in the feedback path to implement a frequency yntheizer. (a.) Find the value of the natural damping frequency, ω n, and the damping factor, ζ, for the tranfer function φ out ()/φ in (), for thi PLL. (b.) If a tep input of φ in i applied at t 0, what i the teadytate phae error at the output of the phae detector, φ e? The teadytate error i evaluated by multiplying the deired phae by and letting 0. (a.) φ out K o Phae Detector Filter VCO φ in φ e 1 V c K o φ out ω LPF 1 Divider 1/100 F02E2P3 1 K d φ in φ out φ out 1 K o 1 ω LPF 1 ω LPF φ out () K o φ in () 1 ω LPF K o K o ω LPF 2 ω LPF K o ω LPF Thu, ω n 2 K o ω LPF 2πx106 2πx π 2 x10 12 ω n 2πx10 6 ζ ω LPF 2ω n 2 ω LPF K o ω LPF ω n 2πx10 6 and ζ ω LPF K o 1 2 (b.) Firt we mut olve for φ e () which i found a 1 ω 1 LPF ω LPF φ e () K φ o out () K o 100 2πx πx K o ω LPF 2 ω LPF K o ω LPF If φ in () φ in, then we can write φ e () ( 2 ω LPF ) φ in 2 ω LPF K o ω LPF Therefore, we ee that the teadytate error i φ(t ) 0. K o φ in 1 ω LPF ω 2 n 2 2ζω n ω 2 n φ in ()
3 ECE 6440 Summer 2003 Page 3 Problem 3 (10 point) Modify the active filter hown of Problem 4 of Homework 2 to deign the laglead loop filter hown below. The capacitor can be no larger than 10pF. Give the value of 1, 2, C 1 and C 2. 0dB F(jω) db 10K 100K ω(rad/ec.) V in 10kΩ 1 C 2 2 _ V out SU03H03P3A 20dB S03H03P3 The tranfer function correponding to the above Bode plot i, F() C 1 C 2 The modification of the filter i v d hown where from Prob. 4 of Homework 2, T1 Ti 2 i 2 i The tranfer function of thi filter i found a, F() V c () V d () T2 T1 C 1 1 T1 T2 C 2 1 T2 T1 T, T C and T C We ee if T2 T1, then C 2 10C 1. Chooing C 2 10pF give C 1 1pF. Thi give T 104 C T 2 i 2 i x x x x Ω Therefore, Ω, C 1 1pF and C 2 10pF The realization i completed by replacing each of the T reitor with the following equivalent: T1 10kΩ 10kΩ T2 Loop Filter SU03H03S2A vc SU03H03S3B 10.02Ω
4 ECE 6440 Summer 2003 Page 4 Problem 4 (10 point ) Uing the filter of Problem 3, find the value of ω n and ζ of the PLL if 1V/radian, K o 2Mradian/V ec. What i the teady tate phae error in degree if a frequency ramp of 10 9 radian/ec. 2 i applied to the PLL? Uing the definition give in the note for the time contant of the paive laglead filter we get, F() τ 2 1 (τ 1 τ 2 ) 1 τ ec. and τ 1 9x10 5 ec. ω n K o τ 1 τ 2 2x x x10 3 radian/ec. ζ ω n 2 τ 2 1 K o K d 2x x Auming the PLL ha a high loop gain, then the teadytate phae error can be found a θ e ( ) ω ω n x radian 2.86
5 ECE 6440 Summer 2003 Page 5 Problem 5 (10 point) Solve for the croover frequency of the PLL of Problem 3 and 4 and find the phae margin. Ue SPICE to find the openloop frequency repone of the PLL and from your plot determine the croover frequency and phae margin and compare with your calculated value. The croover frequency can be found a, ω c ω n 2ζ 2 4ζ x x10 5 (1.6089) 2.275x10 5 radian/ec kHz The open loop tranfer function i given a LG() K v 1τ 1 1τ 2x The phae margin can be written a, PM tan 1 ω c 10 5 tan1 ω c SPICE eult: Problem H3P5Open Loop epone of an LPLL with LeadLag Filter VS 1 0 AC K * Loop bandwidth Kv 2xE6 Tau11E4 Tau21E5 ELPLL 2 0 LAPLACE {V(1)} {(2E6/(S0.001))*((11E5*S)/(11E4*S))} * ote: The added to S in the denominator i to prevent * blowup of the problem at low frequencie K *Steady tate AC analyi.ac DEC K.PIT AC VDB(2) VP(2).POBE.ED db or Degree F(jω) Phae Margin 69 Phae SU03H03S5 Frequency (Hz) ωc 36kHz The imulation reult agree well with the calculated reult.
376 CHAPTER 6. THE FREQUENCY-RESPONSE DESIGN METHOD. D(s) = we get the compensated system with :
376 CHAPTER 6. THE FREQUENCY-RESPONSE DESIGN METHOD Therefore by applying the lead compenator with ome gain adjutment : D() =.12 4.5 +1 9 +1 we get the compenated ytem with : PM =65, ω c = 22 rad/ec, o
More informationLecture 4. Chapter 11 Nise. Controller Design via Frequency Response. G. Hovland 2004
METR4200 Advanced Control Lecture 4 Chapter Nie Controller Deign via Frequency Repone G. Hovland 2004 Deign Goal Tranient repone via imple gain adjutment Cacade compenator to improve teady-tate error Cacade
More informationLinearteam tech paper. The analysis of fourth-order state variable filter and it s application to Linkwitz- Riley filters
Linearteam tech paper The analyi of fourth-order tate variable filter and it application to Linkwitz- iley filter Janne honen 5.. TBLE OF CONTENTS. NTOCTON.... FOTH-OE LNWTZ-LEY (L TNSFE FNCTON.... TNSFE
More informationSKEE 3143 CONTROL SYSTEM DESIGN. CHAPTER 3 Compensator Design Using the Bode Plot
SKEE 3143 CONTROL SYSTEM DESIGN CHAPTER 3 Compenator Deign Uing the Bode Plot 1 Chapter Outline 3.1 Introduc4on Re- viit to Frequency Repone, ploang frequency repone, bode plot tability analyi. 3.2 Gain
More informationECE382/ME482 Spring 2004 Homework 4 Solution November 14,
ECE382/ME482 Spring 2004 Homework 4 Solution November 14, 2005 1 Solution to HW4 AP4.3 Intead of a contant or tep reference input, we are given, in thi problem, a more complicated reference path, r(t)
More informationECEN620: Network Theory Broadband Circuit Design Fall 2018
ECEN60: Network Theory Broadband Circuit Deign Fall 08 Lecture 6: Loop Filter Circuit Sam Palermo Analog & Mixed-Signal Center Texa A&M Univerity Announcement HW i due Oct Require tranitor-level deign
More informationHomework 12 Solution - AME30315, Spring 2013
Homework 2 Solution - AME335, Spring 23 Problem :[2 pt] The Aerotech AGS 5 i a linear motor driven XY poitioning ytem (ee attached product heet). A friend of mine, through careful experimentation, identified
More informationChapter 6 Control Systems Design by Root-Locus Method. Lag-Lead Compensation. Lag lead Compensation Techniques Based on the Root-Locus Approach.
hapter 6 ontrol Sytem Deign by Root-Lou Method Lag-Lead ompenation Lag lead ompenation ehnique Baed on the Root-Lou Approah. γ β K, ( γ >, β > ) In deigning lag lead ompenator, we onider two ae where γ
More informationSIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. Solutions to Assignment 3 February 2005.
SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuit II Solution to Aignment 3 February 2005. Initial Condition Source 0 V battery witch flip at t 0 find i 3 (t) Component value:
More informationSIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. R 4 := 100 kohm
SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuit II Solution to Aignment 3 February 2003. Cacaded Op Amp [DC&L, problem 4.29] An ideal op amp ha an output impedance of zero,
More information( ) 2. 1) Bode plots/transfer functions. a. Draw magnitude and phase bode plots for the transfer function
ECSE CP7 olution Spring 5 ) Bode plot/tranfer function a. Draw magnitude and phae bode plot for the tranfer function H( ). ( ) ( E4) In your magnitude plot, indicate correction at the pole and zero. Step
More informationControl Systems Engineering ( Chapter 7. Steady-State Errors ) Prof. Kwang-Chun Ho Tel: Fax:
Control Sytem Engineering ( Chapter 7. Steady-State Error Prof. Kwang-Chun Ho kwangho@hanung.ac.kr Tel: 0-760-453 Fax:0-760-4435 Introduction In thi leon, you will learn the following : How to find the
More informationLecture 8 - SISO Loop Design
Lecture 8 - SISO Loop Deign Deign approache, given pec Loophaping: in-band and out-of-band pec Fundamental deign limitation for the loop Gorinevky Control Engineering 8-1 Modern Control Theory Appy reult
More informationME 375 FINAL EXAM Wednesday, May 6, 2009
ME 375 FINAL EXAM Wedneday, May 6, 9 Diviion Meckl :3 / Adam :3 (circle one) Name_ Intruction () Thi i a cloed book examination, but you are allowed three ingle-ided 8.5 crib heet. A calculator i NOT allowed.
More informationQuestion 1 Equivalent Circuits
MAE 40 inear ircuit Fall 2007 Final Intruction ) Thi exam i open book You may ue whatever written material you chooe, including your cla note and textbook You may ue a hand calculator with no communication
More information5.5 Application of Frequency Response: Signal Filters
44 Dynamic Sytem Second order lowpa filter having tranfer function H()=H ()H () u H () H () y Firt order lowpa filter Figure 5.5: Contruction of a econd order low-pa filter by combining two firt order
More informationDigital Control System
Digital Control Sytem - A D D A Micro ADC DAC Proceor Correction Element Proce Clock Meaurement A: Analog D: Digital Continuou Controller and Digital Control Rt - c Plant yt Continuou Controller Digital
More informationME 375 FINAL EXAM SOLUTIONS Friday December 17, 2004
ME 375 FINAL EXAM SOLUTIONS Friday December 7, 004 Diviion Adam 0:30 / Yao :30 (circle one) Name Intruction () Thi i a cloed book eamination, but you are allowed three 8.5 crib heet. () You have two hour
More informationDelhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:
Serial :. PT_EE_A+C_Control Sytem_798 Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubanewar olkata Patna Web: E-mail: info@madeeay.in Ph: -4546 CLASS TEST 8-9 ELECTRICAL ENGINEERING Subject
More information6.302 Feedback Systems Recitation 6: Steady-State Errors Prof. Joel L. Dawson S -
6302 Feedback ytem Recitation 6: teadytate Error Prof Joel L Dawon A valid performance metric for any control ytem center around the final error when the ytem reache teadytate That i, after all initial
More informationAnalysis of Stability &
INC 34 Feedback Control Sytem Analyi of Stability & Steady-State Error S Wonga arawan.won@kmutt.ac.th Summary from previou cla Firt-order & econd order ytem repone τ ωn ζω ω n n.8.6.4. ζ ζ. ζ.5 ζ ζ.5 ct.8.6.4...4.6.8..4.6.8
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE5 - Fall 5 Microelectronic Device and ircuit Lecture 9 Second-Order ircuit Amplifier Frequency Repone Announcement Homework 8 due tomorrow noon Lab 7 next week Reading: hapter.,.3. Lecture Material Lat
More informationME 375 EXAM #1 Tuesday February 21, 2006
ME 375 EXAM #1 Tueday February 1, 006 Diviion Adam 11:30 / Savran :30 (circle one) Name Intruction (1) Thi i a cloed book examination, but you are allowed one 8.5x11 crib heet. () You have one hour to
More informationHomework #7 Solution. Solutions: ΔP L Δω. Fig. 1
Homework #7 Solution Aignment:. through.6 Bergen & Vittal. M Solution: Modified Equation.6 becaue gen. peed not fed back * M (.0rad / MW ec)(00mw) rad /ec peed ( ) (60) 9.55r. p. m. 3600 ( 9.55) 3590.45r.
More informationMAE140 Linear Circuits Fall 2012 Final, December 13th
MAE40 Linear Circuit Fall 202 Final, December 3th Intruction. Thi exam i open book. You may ue whatever written material you chooe, including your cla note and textbook. You may ue a hand calculator with
More informationMM1: Basic Concept (I): System and its Variables
MM1: Baic Concept (I): Sytem and it Variable A ytem i a collection of component which are coordinated together to perform a function Sytem interact with their environment. The interaction i defined in
More informationG(s) = 1 s by hand for! = 1, 2, 5, 10, 20, 50, and 100 rad/sec.
6003 where A = jg(j!)j ; = tan Im [G(j!)] Re [G(j!)] = \G(j!) 2. (a) Calculate the magnitude and phae of G() = + 0 by hand for! =, 2, 5, 0, 20, 50, and 00 rad/ec. (b) ketch the aymptote for G() according
More informationCONTROL SYSTEMS. Chapter 2 : Block Diagram & Signal Flow Graphs GATE Objective & Numerical Type Questions
ONTOL SYSTEMS hapter : Bloc Diagram & Signal Flow Graph GATE Objective & Numerical Type Quetion Quetion 6 [Practice Boo] [GATE E 994 IIT-Kharagpur : 5 Mar] educe the ignal flow graph hown in figure below,
More informationEE/ME/AE324: Dynamical Systems. Chapter 8: Transfer Function Analysis
EE/ME/AE34: Dynamical Sytem Chapter 8: Tranfer Function Analyi The Sytem Tranfer Function Conider the ytem decribed by the nth-order I/O eqn.: ( n) ( n 1) ( m) y + a y + + a y = b u + + bu n 1 0 m 0 Taking
More informationCorrection for Simple System Example and Notes on Laplace Transforms / Deviation Variables ECHE 550 Fall 2002
Correction for Simple Sytem Example and Note on Laplace Tranform / Deviation Variable ECHE 55 Fall 22 Conider a tank draining from an initial height of h o at time t =. With no flow into the tank (F in
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickon Department of Electrical, Computer, and Energy Engineering Univerity of Colorado, Boulder Cloed-loop buck converter example: Section 9.5.4 In ECEN 5797, we ued the CCM mall ignal model to
More informationLecture 8. PID control. Industrial process control ( today) PID control. Insights about PID actions
Lecture 8. PID control. The role of P, I, and D action 2. PID tuning Indutrial proce control (92... today) Feedback control i ued to improve the proce performance: tatic performance: for contant reference,
More information1 Routh Array: 15 points
EE C28 / ME34 Problem Set 3 Solution Fall 2 Routh Array: 5 point Conider the ytem below, with D() k(+), w(t), G() +2, and H y() 2 ++2 2(+). Find the cloed loop tranfer function Y () R(), and range of k
More informationECE-320 Linear Control Systems. Spring 2014, Exam 1. No calculators or computers allowed, you may leave your answers as fractions.
ECE-0 Linear Control Sytem Spring 04, Exam No calculator or computer allowed, you may leave your anwer a fraction. All problem are worth point unle noted otherwie. Total /00 Problem - refer to the unit
More informationIntroduction to Laplace Transform Techniques in Circuit Analysis
Unit 6 Introduction to Laplace Tranform Technique in Circuit Analyi In thi unit we conider the application of Laplace Tranform to circuit analyi. A relevant dicuion of the one-ided Laplace tranform i found
More informationLecture 6: Resonance II. Announcements
EES 5 Spring 4, Lecture 6 Lecture 6: Reonance II EES 5 Spring 4, Lecture 6 Announcement The lab tart thi week You mut how up for lab to tay enrolled in the coure. The firt lab i available on the web ite,
More informationRoot Locus Contents. Root locus, sketching algorithm. Root locus, examples. Root locus, proofs. Root locus, control examples
Root Locu Content Root locu, ketching algorithm Root locu, example Root locu, proof Root locu, control example Root locu, influence of zero and pole Root locu, lead lag controller deign 9 Spring ME45 -
More informationChapter 9: Controller design. Controller design. Controller design
Chapter 9. Controller Deign 9.. Introduction 9.2. Eect o negative eedback on the network traner unction 9.2.. Feedback reduce the traner unction rom diturbance to the output 9.2.2. Feedback caue the traner
More informationHomework 7 Solution - AME 30315, Spring s 2 + 2s (s 2 + 2s + 4)(s + 20)
1 Homework 7 Solution - AME 30315, Spring 2015 Problem 1 [10/10 pt] Ue partial fraction expanion to compute x(t) when X 1 () = 4 2 + 2 + 4 Ue partial fraction expanion to compute x(t) when X 2 () = ( )
More informationEE C128 / ME C134 Problem Set 1 Solution (Fall 2010) Wenjie Chen and Jansen Sheng, UC Berkeley
EE C28 / ME C34 Problem Set Solution (Fall 200) Wenjie Chen and Janen Sheng, UC Berkeley. (0 pt) BIBO tability The ytem h(t) = co(t)u(t) i not BIBO table. What i the region of convergence for H()? A bounded
More informationinto a discrete time function. Recall that the table of Laplace/z-transforms is constructed by (i) selecting to get
Lecture 25 Introduction to Some Matlab c2d Code in Relation to Sampled Sytem here are many way to convert a continuou time function, { h( t) ; t [0, )} into a dicrete time function { h ( k) ; k {0,,, }}
More informationR L R L L sl C L 1 sc
2260 N. Cotter PRACTICE FINAL EXAM SOLUTION: Prob 3 3. (50 point) u(t) V i(t) L - R v(t) C - The initial energy tored in the circuit i zero. 500 Ω L 200 mh a. Chooe value of R and C to accomplih the following:
More informationEE 508 Lecture 16. Filter Transformations. Lowpass to Bandpass Lowpass to Highpass Lowpass to Band-reject
EE 508 Lecture 6 Filter Tranformation Lowpa to Bandpa Lowpa to Highpa Lowpa to Band-reject Review from Lat Time Theorem: If the perimeter variation and contact reitance are neglected, the tandard deviation
More information6.447 rad/sec and ln (% OS /100) tan Thus pc. the testing point is s 3.33 j5.519
9. a. 3.33, n T ln(% OS /100) 2 2 ln (% OS /100) 0.517. Thu n 6.7 rad/ec and the teting point i 3.33 j5.519. b. Summation of angle including the compenating zero i -106.691, The compenator pole mut contribute
More informationLecture 5 Introduction to control
Lecture 5 Introduction to control Tranfer function reviited (Laplace tranform notation: ~jω) () i the Laplace tranform of v(t). Some rule: ) Proportionality: ()/ in () 0log log() v (t) *v in (t) () * in
More informationA New Method For Simultaneously Measuring And Analyzing PLL Transfer Function And Noise Processes
A New Method For Simultaneouly Meauring And Analyzing PLL Tranfer Function And Noie Procee Mike Li CTO, Ph.D. Jan Wiltrup Corporate Conultant 1 Outline Introduction Phae Locked-Loop (PLL) and Noie Procee
More informationEE 508 Lecture 16. Filter Transformations. Lowpass to Bandpass Lowpass to Highpass Lowpass to Band-reject
EE 508 Lecture 6 Filter Tranformation Lowpa to Bandpa Lowpa to Highpa Lowpa to Band-reject Review from Lat Time Theorem: If the perimeter variation and contact reitance are neglected, the tandard deviation
More informationHigh-Speed Serial Interface Circuits and Systems. Lect. 4 Phase-Locked Loop (PLL) Type 1 (Chap. 8 in Razavi)
High-Speed Serial Iterface Circuit ad Sytem Lect. 4 Phae-Locked Loop (PLL) Type 1 (Chap. 8 i Razavi) PLL Phae lockig loop A (egative-feedback) cotrol ytem that geerate a output igal whoe phae (ad frequecy)
More informationSpring 2014 EE 445S Real-Time Digital Signal Processing Laboratory. Homework #0 Solutions on Review of Signals and Systems Material
Spring 4 EE 445S Real-Time Digital Signal Proceing Laboratory Prof. Evan Homework # Solution on Review of Signal and Sytem Material Problem.. Continuou-Time Sinuoidal Generation. In practice, we cannot
More informationFunction and Impulse Response
Tranfer Function and Impule Repone Solution of Selected Unolved Example. Tranfer Function Q.8 Solution : The -domain network i hown in the Fig... Applying VL to the two loop, R R R I () I () L I () L V()
More information11.2 Stability. A gain element is an active device. One potential problem with every active circuit is its stability
5/7/2007 11_2 tability 1/2 112 tability eading Aignment: pp 542-548 A gain element i an active device One potential problem with every active circuit i it tability HO: TABIITY Jim tile The Univ of Kana
More information1 Basic Equations of the PLLs
1 Baic Equation of the PLL 1.1 INTRODUCTION Phae lock loop (PLL) belong to a larger et of regulation ytem. A an independent reearch and deign field it tarted in the 1950 [1] and gained major practical
More informationEECS2200 Electric Circuits. RLC Circuit Natural and Step Responses
5--4 EECS Electric Circuit Chapter 6 R Circuit Natural and Step Repone Objective Determine the repone form of the circuit Natural repone parallel R circuit Natural repone erie R circuit Step repone of
More informationDesign of Digital Filters
Deign of Digital Filter Paley-Wiener Theorem [ ] ( ) If h n i a caual energy ignal, then ln H e dω< B where B i a finite upper bound. One implication of the Paley-Wiener theorem i that a tranfer function
More informationHomework 7 - Solutions
Homework 7 - Solutions Note: This homework is worth a total of 48 points. 1. Compensators (9 points) For a unity feedback system given below, with G(s) = K s(s + 5)(s + 11) do the following: (c) Find the
More information55:041 Electronic Circuits
55:04 Electronic ircuit Frequency epone hapter 7 A. Kruger Frequency epone- ee page 4-5 of the Prologue in the text Important eview co Thi lead to the concept of phaor we encountered in ircuit In Linear
More informationHOMEWORK ASSIGNMENT #2
Texa A&M Univerity Electrical Engineering Department ELEN Integrated Active Filter Deign Methodologie Alberto Valde-Garcia TAMU ID# 000 17 September 0, 001 HOMEWORK ASSIGNMENT # PROBLEM 1 Obtain at leat
More information16.400/453J Human Factors Engineering. Manual Control II
16.4/453J Human Factor Engineering Manual Control II Pilot Input 16.4/453 Pitch attitude Actual pitch error 8 e attitude 8 Deired pitch attitude 8 c Digital flight control computer Cockpit inceptor Fly-by-wire
More informationLecture 10 Filtering: Applied Concepts
Lecture Filtering: Applied Concept In the previou two lecture, you have learned about finite-impule-repone (FIR) and infinite-impule-repone (IIR) filter. In thee lecture, we introduced the concept of filtering
More informationChapter 7. Root Locus Analysis
Chapter 7 Root Locu Analyi jw + KGH ( ) GH ( ) - K 0 z O 4 p 2 p 3 p Root Locu Analyi The root of the cloed-loop characteritic equation define the ytem characteritic repone. Their location in the complex
More informationCHAPTER 4 DESIGN OF STATE FEEDBACK CONTROLLERS AND STATE OBSERVERS USING REDUCED ORDER MODEL
98 CHAPTER DESIGN OF STATE FEEDBACK CONTROLLERS AND STATE OBSERVERS USING REDUCED ORDER MODEL INTRODUCTION The deign of ytem uing tate pace model for the deign i called a modern control deign and it i
More informationFigure 1: Unity Feedback System
MEM 355 Sample Midterm Problem Stability 1 a) I the following ytem table? Solution: G() = Pole: -1, -2, -2, -1.5000 + 1.3229i, -1.5000-1.3229i 1 ( + 1)( 2 + 3 + 4)( + 2) 2 A you can ee, all pole are on
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECE60: etwork Theory Broadbad Circuit Deig Fall 04 Lecture 3: PLL Aalyi Sam Palermo Aalog & Mixed-Sigal Ceter Texa A&M Uiverity Ageda & Readig PLL Overview & Applicatio PLL Liear Model Phae & Frequecy
More informationChapter 2: Problem Solutions
Chapter 2: Solution Dicrete Time Proceing of Continuou Time Signal Sampling à 2.. : Conider a inuoidal ignal and let u ample it at a frequency F 2kHz. xt 3co000t 0. a) Determine and expreion for the ampled
More informationChapter 13. Root Locus Introduction
Chapter 13 Root Locu 13.1 Introduction In the previou chapter we had a glimpe of controller deign iue through ome imple example. Obviouly when we have higher order ytem, uch imple deign technique will
More informationModule 4: Time Response of discrete time systems Lecture Note 1
Digital Control Module 4 Lecture Module 4: ime Repone of dicrete time ytem Lecture Note ime Repone of dicrete time ytem Abolute tability i a baic requirement of all control ytem. Apart from that, good
More informationReference:W:\Lib\MathCAD\Default\defaults.mcd
4/9/9 Page of 5 Reference:W:\Lib\MathCAD\Default\default.mcd. Objective a. Motivation. Finite circuit peed, e.g. amplifier - effect on ignal. E.g. how "fat" an amp do we need for audio? For video? For
More informationNAME (pinyin/italian)... MATRICULATION NUMBER... SIGNATURE
POLITONG SHANGHAI BASIC AUTOMATIC CONTROL June Academic Year / Exam grade NAME (pinyin/italian)... MATRICULATION NUMBER... SIGNATURE Ue only thee page (including the bac) for anwer. Do not ue additional
More informationFollow The Leader Architecture
ECE 6(ESS) Follow The Leader Architecture 6 th Order Elliptic andpa Filter A numerical example Objective To deign a 6th order bandpa elliptic filter uing the Follow-the-Leader (FLF) architecture. The pecification
More informationProperties of Z-transform Transform 1 Linearity a
Midterm 3 (Fall 6 of EEG:. Thi midterm conit of eight ingle-ided page. The firt three page contain variou table followed by FOUR eam quetion and one etra workheet. You can tear out any page but make ure
More informationDesign By Emulation (Indirect Method)
Deign By Emulation (Indirect Method he baic trategy here i, that Given a continuou tranfer function, it i required to find the bet dicrete equivalent uch that the ignal produced by paing an input ignal
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickon Department of Electrical, Computer, and Energy Engineering Univerity of Colorado, Boulder ZOH: Sampled Data Sytem Example v T Sampler v* H Zero-order hold H v o e = 1 T 1 v *( ) = v( jkω
More informationFrequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ
27 Frequency Response Before starting, review phasor analysis, Bode plots... Key concept: small-signal models for amplifiers are linear and therefore, cosines and sines are solutions of the linear differential
More informationDepartment of Mechanical Engineering Massachusetts Institute of Technology Modeling, Dynamics and Control III Spring 2002
Department of Mechanical Engineering Maachuett Intitute of Technology 2.010 Modeling, Dynamic and Control III Spring 2002 SOLUTIONS: Problem Set # 10 Problem 1 Etimating tranfer function from Bode Plot.
More informationEE C128 / ME C134 Fall 2014 HW 8 - Solutions. HW 8 - Solutions
EE C28 / ME C34 Fall 24 HW 8 - Solutions HW 8 - Solutions. Transient Response Design via Gain Adjustment For a transfer function G(s) = in negative feedback, find the gain to yield a 5% s(s+2)(s+85) overshoot
More informationThe Measurement of DC Voltage Signal Using the UTI
he Meaurement of DC Voltage Signal Uing the. INRODUCION can er an interface for many paive ening element, uch a, capacitor, reitor, reitive bridge and reitive potentiometer. By uing ome eternal component,
More informationDelhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:
Serial : LS_B_EC_Network Theory_0098 CLASS TEST (GATE) Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubanewar Kolkata Patna Web: E-mail: info@madeeay.in Ph: 0-4546 CLASS TEST 08-9 ELECTRONCS
More informationLecture Notes II. As the reactor is well-mixed, the outlet stream concentration and temperature are identical with those in the tank.
Lecture Note II Example 6 Continuou Stirred-Tank Reactor (CSTR) Chemical reactor together with ma tranfer procee contitute an important part of chemical technologie. From a control point of view, reactor
More informationGain and Phase Margins Based Delay Dependent Stability Analysis of Two- Area LFC System with Communication Delays
Gain and Phae Margin Baed Delay Dependent Stability Analyi of Two- Area LFC Sytem with Communication Delay Şahin Sönmez and Saffet Ayaun Department of Electrical Engineering, Niğde Ömer Halidemir Univerity,
More informationMarch 18, 2014 Academic Year 2013/14
POLITONG - SHANGHAI BASIC AUTOMATIC CONTROL Exam grade March 8, 4 Academic Year 3/4 NAME (Pinyin/Italian)... STUDENT ID Ue only thee page (including the back) for anwer. Do not ue additional heet. Ue of
More informationThe state variable description of an LTI system is given by 3 1O. Statement for Linked Answer Questions 3 and 4 :
CHAPTER 6 CONTROL SYSTEMS YEAR TO MARKS MCQ 6. The tate variable decription of an LTI ytem i given by Jxo N J a NJx N JN K O K OK O K O xo a x + u Kxo O K 3 a3 OKx O K 3 O L P L J PL P L P x N K O y _
More informationLag-Lead Compensator Design
Lag-Lead Compenator Deign ELEC 3 Spring 08 Lag or Lead Struture A bai ompenator onit of a gain, one real pole and one real zero Two type: phae-lead and phae-lag Phae-lead: provide poitive phae hift and
More informationPractice Problems - Week #7 Laplace - Step Functions, DE Solutions Solutions
For Quetion -6, rewrite the piecewie function uing tep function, ketch their graph, and find F () = Lf(t). 0 0 < t < 2. f(t) = (t 2 4) 2 < t In tep-function form, f(t) = u 2 (t 2 4) The graph i the olid
More information1. /25 2. /30 3. /25 4. /20 Total /100
Circuit Exam 2 Spring 206. /25 2. /30 3. /25 4. /20 Total /00 Name Pleae write your name at the top of every page! Note: ) If you are tuck on one part of the problem, chooe reaonable value on the following
More informationBehavior of Phase-Locked Loops
Phase-Locked Loops Behavior of Phase-Locked Loops Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering Mathematical Model of VCOs 6- Phase of Signals V0 = Vmsin 0t V = Vmsin
More informationEE40 Lec 13. Prof. Nathan Cheung 10/13/2009. Reading: Hambley Chapter Chapter 14.10,14.5
EE4 Lec 13 Filter and eonance Pro. Nathan Cheung 1/13/9 eading: Hambley Chapter 6.6-6.8 Chapter 14.1,14.5 Slide 1 Common Filter Traner Function v. Freq H ( ) H( ) Low Pa High Pa Frequency H ( ) H ( ) Frequency
More informationChapter 17 Amplifier Frequency Response
hapter 7 Amplifier Frequency epone Microelectronic ircuit Deign ichard. Jaeger Travi N. Blalock 8/0/0 hap 7- hapter Goal eview tranfer function analyi and dominant-pole approximation of amplifier tranfer
More informationChapter 10. Closed-Loop Control Systems
hapter 0 loed-loop ontrol Sytem ontrol Diagram of a Typical ontrol Loop Actuator Sytem F F 2 T T 2 ontroller T Senor Sytem T TT omponent and Signal of a Typical ontrol Loop F F 2 T Air 3-5 pig 4-20 ma
More informationLecture #9 Continuous time filter
Lecture #9 Continuou time filter Oliver Faut December 5, 2006 Content Review. Motivation......................................... 2 2 Filter pecification 2 2. Low pa..........................................
More informationR a) Compare open loop and closed loop control systems. b) Clearly bring out, from basics, Force-current and Force-Voltage analogies.
SET - 1 II B. Tech II Semester Supplementary Examinations Dec 01 1. a) Compare open loop and closed loop control systems. b) Clearly bring out, from basics, Force-current and Force-Voltage analogies..
More information6.302 Feedback Systems Recitation : Phase-locked Loops Prof. Joel L. Dawson
6.32 Feedback Syem Phae-locked loop are a foundaional building block for analog circui deign, paricularly for communicaion circui. They provide a good example yem for hi cla becaue hey are an excellen
More informationDelhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:
Serial : LS_N_A_Network Theory_098 Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubanewar Kolkata Patna Web: E-mail: info@madeeay.in Ph: 0-4546 CLASS TEST 08-9 NSTRUMENTATON ENGNEERNG Subject
More informationonline learning Unit Workbook 4 RLC Transients
online learning Pearon BTC Higher National in lectrical and lectronic ngineering (QCF) Unit 5: lectrical & lectronic Principle Unit Workbook 4 in a erie of 4 for thi unit Learning Outcome: RLC Tranient
More informationMODERN CONTROL SYSTEMS
MODERN CONTROL SYSTEMS Lecture 1 Root Locu Emam Fathy Department of Electrical and Control Engineering email: emfmz@aat.edu http://www.aat.edu/cv.php?dip_unit=346&er=68525 1 Introduction What i root locu?
More informationGiven the following circuit with unknown initial capacitor voltage v(0): X(s) Immediately, we know that the transfer function H(s) is
EE 4G Note: Chapter 6 Intructor: Cheung More about ZSR and ZIR. Finding unknown initial condition: Given the following circuit with unknown initial capacitor voltage v0: F v0/ / Input xt 0Ω Output yt -
More informationECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.
ECE37B Final Exam There are 5 problems on this exam and you have 3 hours There are pages -9 in the exam: please make sure all are there. Do not open this exam until told to do so Show all work: Credit
More informationA Simplified Methodology for the Synthesis of Adaptive Flight Control Systems
A Simplified Methodology for the Synthei of Adaptive Flight Control Sytem J.ROUSHANIAN, F.NADJAFI Department of Mechanical Engineering KNT Univerity of Technology 3Mirdamad St. Tehran IRAN Abtract- A implified
More informationAnalysis of Step Response, Impulse and Ramp Response in the Continuous Stirred Tank Reactor System
ISSN: 454-50 Volume 0 - Iue 05 May 07 PP. 7-78 Analyi of Step Repone, Impule and Ramp Repone in the ontinuou Stirred Tank Reactor Sytem * Zohreh Khohraftar, Pirouz Derakhhi, (Department of hemitry, Science
More informationEE247 Lecture 10. Switched-Capacitor Integrator C
EE247 Lecture 0 Switched-apacitor Filter Switched-capacitor integrator DDI integrator LDI integrator Effect of paraitic capacitance Bottom-plate integrator topology Reonator Bandpa filter Lowpa filter
More informationHIGHER-ORDER FILTERS. Cascade of Biquad Filters. Follow the Leader Feedback Filters (FLF) ELEN 622 (ESS)
HIGHER-ORDER FILTERS Cacade of Biquad Filter Follow the Leader Feedbac Filter (FLF) ELEN 6 (ESS) Than for ome of the material to David Hernandez Garduño CASCADE FILTER DESIGN N H ( ) Π H ( ) H ( ) H (
More information