Make sure the exam paper has 8 pages plus an appendix page at the end.
|
|
- Gregory Hood
- 5 years ago
- Views:
Transcription
1 UNIVERSITY OF CALIFORNIA College of Engineering Deartment of Electrical Engineering and Comuter Sciences Fall 2000 EE143 Midterm Exam #1 Family Name First name Signature Make sure the exam aer has 8 ages lus an aendix age at the end. Instructions: DO ALL WORK ON EXAM PAGES This is a 90-minute exam (3 sheets of notes allowed) Grading: To obtain full credit, show correct units and algebraic sign in answers. Numerical answers which are orders of magnitude off will receive no artial credit. Problem 1 (20 oints) Problem 2 (25 oints) Problem 3 (30 oints) Problem 4 (25 oints) TOTAL (100 oints)
2 Problem 1 Process Sequence Descrition (20 oints total) We would like to imlement a simle RC low-ass filter in integrated form. The to view, the equivalent circuit, and the cross-section along line AB are shown below. The resistor body is lightly doed (n - ) oly- Si and the to caacitor late of is heavily doed (n + ) oly-si. Cross-sections along AB after major rocessing stes are sketched in the right column of the table shown below. Fill in the sequence of rocess stes used in the left column. Al Al Si (bottom late of caacitor) A n- oly Si B contact hole Al oly Si (to late of caacitor) Al n- oly Si (lightly doed) oly Si (heavily doed) Gate oxide CVD -substrate (lightly doed) Process Descrition 1) Starting wafer, - Si Cross Section along AB -substrate (lightly doed) Boron Channel Sto Imlant ad oxide hotoresist Si3N4 -substrate (lightly doed) -substrate (lightly doed)
3 -substrate (lightly doed) n- oly Si (lightly doed) As imlant (low dose) -substrate (lightly doed) n- oly Si (lightly doed) hotoresist As imlant (high dose) oly Si (heavily doed) -substrate (lightly doed) n- oly Si (lightly doed) oly Si (heavily doed) CVD -substrate (lightly doed) n- oly Si (lightly doed) oly Si (heavily doed) CVD -substrate (lightly doed) Al n- oly Si (lightly doed) oly Si (heavily doed) CVD -substrate (lightly doed)
4 Problem 2 Thermal oxidation ( 25 oints total) (a) (10 oints) For a articular oxidation rocess, it is known that the oxidation rate (dx ox /dt) is 0.48µm /hour when the oxide thickness is 0.5 µm and it slows down to µm /hour when the oxide thickness is 1 µm. Find the linear oxidation constant (B/A) and the arabolic oxidation constant B. Give answers in roer units. (b) (15 oints) A lightly doed Si wafer has been rocessed by some unknown IC rocessing stes. You then erform a thermal oxidation exeriment [fixed temerature and fixed oxidizing ambient] with this wafer and observed the following oxide growth results: Oxidation Time Thickness 0 hour 0 1 hour 2000 Å 4 hours 2500 Å Are the following conjectures TRUE or FALSE? You have to give brief exlanations to justify your answers. Conjecture 1 : The rocessed Si wafer was oxidized first to an oxide thicknes of 100 Å and then have the oxide dissolved in HF. Conjecture 2 : The rocessed Si wafer has a highly doed surface layer ( doing > /cm 3 ) which is less than 1000 Å thick. Conjecture 3: The rocessed Si wafer has a thin layer of oly-si layer on to surface.
5 Problem 3 Ion Imlantation (30 oints total) (a) Phoshorus ions are imlanted through 50nm of SiO 2 into an underlying silicon substrate. Design an imlantation ste which will give the following hoshorus rofile which has a eak concentration of /cm 3 and a concentration of /cm 3 at the Si/SiO 2 interface. Assume the stoing ower of SiO 2 is the same as silicon. C(x) [ log scale] R = E E e-6 E e-9 E 4 R = E E e-6 E e-9 E 4 SiO /cm 3 x= 0 x =50nm R Si /cm 3 deth x Projected Range & Straggle in Angstrom P 31 into Si R Ion Energy E in kev R (i) Exress the distance in terms of the straggle R of the imlant rofile. (ii) Choose the required aroximate energy for the Phoshorus ions. (iii) Calculate the dose required.
6 Problem 3 continued (b) (15 oints) To form the source/drain regions of a state-of-the-art MOSFET by in ion imlantation followed by an annealing ste, it is required to have (1) very shallow junction deths x j ; AND (2) very low sheet resistance R S. (i) Discuss two major hysical mechanisms which limit the formation of ultra-shallow junction deths. (ii) Discuss one major hysical mechanism which limits the formation of low sheet resistance source/drain layers. (iii) Discuss the difficulty to satisfy both the shallow junction deths x j AND low sheet resistance R S requirements.
7 Problem 4 Diffusion (25 oints total) (a) (10 oints) A boron redeosition ste is erformed into an n-tye Si substrate with a background concentration C B of /cm 3. The redeosition thermal cycle is 975 o C for 60 minutes. Given: Boron solid solubility at 975 o C = /cm 3 Boron diffusion constant at 975 o C = cm 2 /sec (i) Calculate the junction deth x j. (ii) Calculate the incororated boron dose Q. (b) (10 oints) You are faced with the following three choices for forming the source and drain of a NMOS transistor. oly-si gate L x j -Si ( N a =1E15/cm3 ) (Process i) Shallow diffusion redeosition dose of Q hoshorus atoms /unit area, followed by a drive-in at 1100 C for 60 minutes. (Process ii) Shallow diffusion redeosition dose of Q hoshorus atoms /unit area, followed by a drive-in at 1150 C for 30 minutes. (Process iii) Shallow imlantation dose of Q hoshorus atoms / unit area, followed by an anneal at 950 C for 10 minutes Use the following diffusivity values: TEMPERATURE D(Phoshorus) 950 C µm 2 / min 1100 C µm 2 / min 1150 C µm 2 / min
8 Problem 4 continued (i) Which rocess will give the shortest MOSFET channel length L? Justify your answer. (iii) If the substrate doing is increased from to boron atoms /cm 3, which of the three rocesses will exhibit the greatest change in channel length? Exlain your reasoning. (c) (5 oints) For high-concentration Arsenic drive-in diffusion, the diffusion deth rofile is aroximately rectangular with a eak concentration equals to the solid solubility C S. Qualitatively lot the Irvin Curve [i.e., log C S versus log (R S x j )] for low background concentrations N B. What is the vlaue of the sloe for this lot? Show your derivations. Log C(x) C S N B x j Deth x
9 erf (z) = 2 π e -y2 dy 0 z APPENDIX for Midterm #1 erfc (z) 1 - erf (z) erf (0) = 0 erf( ) = 1 erf(- ) = - 1 erf (z) 2π z for z <<1 erfc (z) 1 e -z2 for z >>1 π z d erf(z) dz = - d erfc(z) dz = 2π e-z2 z erfc(y)dy = z erfc(z) + 1 π (1-e-z2 ) erfc(z)dz = 1 π 0 0 The value of erf(z) can be found in mathematical tables, as build-in functions in calculators and sread sheets. If you have a rogrammable calculator, you may find the following aroximation useful (it is accurate to 1 art in 10 7 ): erf(z) = 1 - (a 1 T + a 2 T 2 +a 3 T 3 +a 4 T 4 +a 5 T 5 ) e -z2 1 where T = and P = P z a 1 = a 2 = a 3 = a 4 = a 5 = ex(-z^2) erfc(z) z
10 EE143 Midterm #1 Solutions Fall 2000 Problem 1 Process Descrition Cross Section along AB 1) Starting wafer, - Si -substrate (lightly doed) 2) Pad oxide growth Si 3 N 4 deosition Active area atterning (Mask #1) Channel sto Boron imlantation Remove hotoresist Boron Channel Sto Imlant ad oxide hotoresist Si3N4 -substrate (lightly doed) 3) Local oxidation to grow field oxide Stri Si 3 N 4 Stri ad oxide (chemical di) -substrate (lightly doed) 4) As imlantation to form n + in active region Gate oxide oxidation 5) Undoed oly-si deosition Blanket As imlant (low dose) to form n - oly-si -substrate (lightly doed) n- oly Si (lightly doed) As imlant (low dose) 6) Masking resistor region with hotoresist (Mask #2) As imlantation (high dose) to form n + oly-si n- oly Si (lightly doed) hotoresist -substrate (lightly doed) As imlant (high dose) oly Si (heavily doed) 7) Pattern oly-si (Mask #3) Deosit CVD SiO 2 Diffuse and activate doants in oly-si with short time annealing ( 900 C) -substrate (lightly doed) n- oly Si (lightly doed) oly Si (heavily doed) CVD 8) Metal contact oening (Mask #4) n- oly Si (lightly doed) -substrate (lightly doed) oly Si (heavily doed) CVD -substrate (lightly doed)
11 9) Al deosition Al interconnect atterning (Mask #5) Al n- oly Si (lightly doed) oly Si (heavily doed) CVD -substrate (lightly doed) Problem 2 (a) From the Grove model, we have : x ox 2 + Ax ox = B(t+τ) Therefore, dx ox 2x ox dt + A dx ox = B dt or dx ox B = dt A+2x ox B B From 0.48 = and =, we get A A+1 2 A=0.243 µm, B= µm 2 /hour and B/A = 2.46 µm/hour (b) The observed indicates the growth rate is slower than the Deal-Grove model after 2000 Å of oxide is grown. Even if we take the limit that growth rate is roortional (time) 1/2, the oxide will be thicker than 4000 Å after 4 hours of oxidation. The Si surface layer must have a faster oxide rate than the bulk of the wafer. Conjecture 1 : The rocessed Si wafer was oxidized first to an oxide thickness of 100 Å and then have the oxide dissolved in HF. FALSE Doant segregation can enhance oxidation rate but the small oxide growth cannot change the surface layer doant concentration due to doant segregation. Conjecture 2 : The rocessed Si wafer has a highly doed surface layer ( doing > /cm 3 ) which is less than 1000 Å thick. TRUE The Si wafer has a highly doed surface layer ( N > /cm 3 ) which is less than 1000 Å thick ( i.e., Å 1000 Å). The underneath substrate is lightly doed. The Si wafer has a highly doed region underneath a lightly doed surface region. Oxidation rate is higher when the doing concentration is higher than /cm 3, mainly through the linear term B/A. After this layer of highly doed Si is consumed, the growth rate slows down. Conjecture 3 : The rocessed Si wafer has a thin layer of oly-si layer on to surface. TRUE Initial oxidation of oly-si is very fast. After oly-si is all consumed, the oxidation rates slows down. Problem 3 (a) (i) Let z = N ex[ - ( )2 2( R ) 2] = N B, ex[-z 2 ] = 10-2 imlies z = 2.15 from gaussian chart. 2 R Therefore, = R = 3.04 R (ii) The required hoshorus energy has to satisfy R = 500 Å R From the R and R curves, an energy of ~300keV will satisfy this condition with R = 3600 Å and R = 1000 Å
12 (iii) N = 0.4 φ R Dose φ = = /cm 2. (b) (i) (A) Ion channeling--- Although a tilt-and-rotate geometry can minimize the rimary channeling effect, we can still have a small fraction of the scattered ions bouncing into various axis or lanes, giving a channeling tail of the doing rofile. The only way to eliminate this lucky ion channeling effect is to reamorhise the surface region with Si imlantation. However, the risk is the formation of residual defects after annealing. (B) Transient Enhanced Diffusion--- The excess oint defects created by ion imlantation will enhance doant diffusion, creating deeer junction deths than desired. There is no established technology yet to eliminate these effect. One ossibility is to co-imlant Ge or C into the S/D regions which sink the excess oint defects. (ii) Doants have a finite solid solubility in Si. The excess concentration above solid solubility is not electrically active. This sets the lower limit for sheet resistance for a given junction deth. (iii ) The sheet resistance is inversely roortional to the area under the concentration rofile curve. A shallow junction deth requires a small Dt roduct (i.e., a lower diffusion temerature or a very short annealing time). However, too low a diffusion temerature may not activate all the imlanted doants or comletely restore the crystal damage. Imlanting a very high dose of doant will increase the height of the doant rofile (i.e., lowers R S ) but we are limited by the solid solubility. Problem 4 (a) x (i) C(x,t)=C S erfc( 2 Dt ) x j erfc[ 2 Dt ] = x j Dt = erfc-1 ( ) = 3.3 Since 2 Dt = cm, x j = = 0.49 µm (ii ) Q = 2C S π Dt = = /cm 2 (b) The lateral junction deth is roortional to the vertical junction deends on Dt roduct. ( i ) Dt of (ii) > Dt of (i) > Dt (iii) Process (ii) has the largest lateral diffusion Process(ii) gives shortest MOSFET channel. (ii)
13 conc. (log scale) a smaller sloe imlies a larger change in x j N B2 N B1 distance x j2 x j1 Since the dose Q is the same, a lager Dt imlies a smaller sloe (i.e., more doant sread-out) Process (ii) gives the greatest change in channel length (c) With dose Q T = C s x j and the mobility constant, the sheet resistance log Cs R s = 1/ (qµq T ) = 1/ (qµc s x j ). sloe = -1 C s = 1/(qµR s x j ). The log (C s ) versus log (R s x j ) lot will be a straight line with a sloe of -1 log R X s j
Section 6: Ion Implantation. Jaeger Chapter 5
Section 6: Ion Imlantation Jaeger Chater 5 Ion Imlantation - Overview Wafer is Target in High Energy Accelerator Imurities Shot into Wafer Preferred Method of Adding Imurities to Wafers Wide Range of Imurity
More informationMake sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Spring 2006 EE143 Midterm Exam #1 Family Name First name SID Signature Make sure the exam paper
More informationMake sure the exam paper has 7 pages (including cover page) + 3 pages of data for reference
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Fall 2005 EE143 Midterm Exam #1 Family Name First name SID Signature Make sure the exam paper
More informationEE143 Fall 2016 Microfabrication Technologies. Lecture 7: Ion Implantation Reading: Jaeger Chapter 5
EE143 Fall 016 Microfabrication Technologies Lecture 7: Ion Imlantation Reading: Jaeger Chater 5 Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 Ion Imlantation - Overview Wafer is
More informationEE 143 Microfabrication Technology Spring 2010
EE 143 Microfabrication Technology Sring 010 Prof Clark T-C Nguyen Det of Electrical Engineering & Comuter Sciences University of California at Berkeley Berkeley, CA 9470 LecM 5 C Nguyen /14/10 1 Semiconductor
More informationIntroduction to Silvaco ATHENA Tool and Basic Concepts in Process Modeling Part - 1. Instructor: Dragica Vasileska
Introduction to Silvaco ATHENA Tool and Basic Concets in Process Modeling Part - 1 Instructor: Dragica Vasileska Deartment of Electrical Engineering Arizona State University 1. Introduction to Process
More informationDopant Diffusion. (1) Predeposition dopant gas. (2) Drive-in Turn off dopant gas. dose control. Doped Si region
Dopant Diffusion (1) Predeposition dopant gas dose control SiO Si SiO Doped Si region () Drive-in Turn off dopant gas or seal surface with oxide profile control (junction depth; concentration) SiO SiO
More informationProperties of Error Function erf(z) And Complementary Error Function erfc(z)
Properties of Error Function erf(z) And Complementary Error Function erfc(z) z erf (z) π e -y dy erfc (z) 1 - erf (z) erf () erf( ) 1 erf(- ) - 1 erf (z) d erf(z) dz π z for z
More informationDopant Diffusion Sources
Dopant Diffusion (1) Predeposition dopant gas dose control SiO Si SiO Doped Si region () Drive-in Turn off dopant gas or seal surface with oide profile control (junction depth; concentration) SiO SiO Si
More informationMATHEMATICS OF DOPING PROFILES. C(x,t) t. = D 2 C(x,t) x 2. 4Dt dx '
EE43 MATHEMATICS OF DOPING PROFILES N. Cheung The diffusion equation with constant D : has the general solution: C(x,t) = C(x,t) = D 2 C(x,t) 4πDt F(x ' ) e -(x-x' ) 2 4Dt dx ' - where F(x') is the C(x,t)
More informationDIFFUSION - Chapter 7
DIFFUSION - Chapter 7 Doping profiles determine many short-channel characteristics in MOS devices. Resistance impacts drive current. Scaling implies all lateral and vertical dimensions scale by the same
More informationEE143 LAB. Professor N Cheung, U.C. Berkeley
EE143 LAB 1 1 EE143 Equipment in Cory 218 2 Guidelines for Process Integration * A sequence of Additive and Subtractive steps with lateral patterning Processing Steps Si wafer Watch out for materials compatibility
More informationLecture #27. The Short Channel Effect (SCE)
Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )
More informationQuiz #1 Practice Problem Set
Name: Student Number: ELEC 3908 Physical Electronics Quiz #1 Practice Problem Set? Minutes January 22, 2016 - No aids except a non-programmable calculator - All questions must be answered - All questions
More informationUNIVERSITY OF CALIFORNIA. College of Engineering. Department of Electrical Engineering and Computer Sciences. Professor Ali Javey.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EE 143 Professor Ali Javey Spring 2009 Exam 2 Name: SID: Closed book. One sheet of notes is allowed.
More informationIon Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages:
Ion Implantation alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages: mass separation allows wide varies of dopants dose control: diffusion
More informationLecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen
Lecture 150 Basic IC Processes (10/10/01) Page 1501 LECTURE 150 BASIC IC PROCESSES (READING: TextSec. 2.2) INTRODUCTION Objective The objective of this presentation is: 1.) Introduce the fabrication of
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are
More informationSelf-study problems and questions Processing and Device Technology, FFF110/FYSD13
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
More informationEE 212 FALL ION IMPLANTATION - Chapter 8 Basic Concepts
EE 212 FALL 1999-00 ION IMPLANTATION - Chapter 8 Basic Concepts Ion implantation is the dominant method of doping used today. In spite of creating enormous lattice damage it is favored because: Large range
More informationSection 7: Diffusion. Jaeger Chapter 4. EE143 Ali Javey
Section 7: Diffusion Jaeger Chapter 4 Surface Diffusion: Dopant Sources (a) Gas Source: AsH 3, PH 3, B 2 H 6 (b) Solid Source BN Si BN Si (c) Spin-on-glass SiO 2 +dopant oxide (d) Liquid Source. Fick s
More informationION IMPLANTATION - Chapter 8 Basic Concepts
ION IMPLANTATION - Chapter 8 Basic Concepts Ion implantation is the dominant method of doping used today. In spite of creating enormous lattice damage it is favored because: Large range of doses - 1 11
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationP-MOS Device and CMOS Inverters
Lecture 23 P-MOS Device and CMOS Inverters A) P-MOS Device Structure and Oeration B) Relation of Current to t OX, µ V LIMIT C) CMOS Device Equations and Use D) CMOS Inverter V OUT vs. V IN E) CMOS Short
More information3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004
3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004 Bob O'Handley Martin Schmidt Quiz Nov. 17, 2004 Ion implantation, diffusion [15] 1. a) Two identical p-type Si wafers (N a = 10 17 cm
More informationDRIFT AND HALL MOBILITY OF HOLE CARRIERS IN STRAINED SIGE FILMS GROWN ON (001) SI SUBSTRATES
21 23 Setember, Sozool, BULGARIA DRIFT AND HALL MOBILITY OF HOLE CARRIERS IN STRAINED SIGE FILMS GROWN ON (001) SI SUBSTRATES G. Dimitrov, Mohamed A. Abdulah, N. Goranova Faculty of Electronic Engineering
More informationIon Implantation ECE723
Ion Implantation Topic covered: Process and Advantages of Ion Implantation Ion Distribution and Removal of Lattice Damage Simulation of Ion Implantation Range of Implanted Ions Ion Implantation is the
More informationFeature-level Compensation & Control. Process Integration September 15, A UC Discovery Project
Feature-level Compensation & Control Process Integration September 15, 2005 A UC Discovery Project Current Milestones Si/Ge-on-insulator and Strained Si-on-insulator Substrate Engineering (M28 YII.13)
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More informationIon Implant Part 1. Saroj Kumar Patra, TFE4180 Semiconductor Manufacturing Technology. Norwegian University of Science and Technology ( NTNU )
1 Ion Implant Part 1 Chapter 17: Semiconductor Manufacturing Technology by M. Quirk & J. Serda Spring Semester 2014 Saroj Kumar Patra,, Norwegian University of Science and Technology ( NTNU ) 2 Objectives
More informationChanging the Dopant Concentration. Diffusion Doping Ion Implantation
Changing the Dopant Concentration Diffusion Doping Ion Implantation Step 11 The photoresist is removed with solvent leaving a ridge of polysilicon (the transistor's gate), which rises above the silicon
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationLecture 7 Oxidation. Chapter 7 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/82
Lecture 7 Oxidation Chapter 7 Wolf and Tauber 1/82 Announcements Homework: Homework will be returned to you today (please collect from me at front of class). Solutions will be also posted online on today
More informationSeptember 21, 2005, Wednesday
, Wednesday Doping and diffusion I Faster MOSFET requires shorter channel P + Poly Al Al Motivation Requires shallower source, drain Al P + Poly Al source drain Shorter channel length; yes, but same source
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm I Name: Closed book. One sheet of notes is allowed.
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationEE 508 Lecture 13. Statistical Characterization of Filter Characteristics
EE 508 Lecture 3 Statistical Characterization of Filter Characteristics Comonents used to build filters are not recisely redictable L C Temerature Variations Manufacturing Variations Aging Model variations
More informationXing Sheng, 微纳光电子材料与器件工艺原理. Doping 掺杂. Xing Sheng 盛兴. Department of Electronic Engineering Tsinghua University
微纳光电子材料与器件工艺原理 Doping 掺杂 Xing Sheng 盛兴 Department of Electronic Engineering Tsinghua University xingsheng@tsinghua.edu.cn 1 Semiconductor PN Junctions Xing Sheng, EE@Tsinghua LEDs lasers detectors solar
More informationThermal Oxidation of Si
Thermal Oxidation of General Properties of O 2 Applications of thermal O 2 Deal-Grove Model of Oxidation Thermal O 2 is amorphous. Weight Density = 2.20 gm/cm 3 Molecular Density = 2.3E22 molecules/cm
More informationIC Fabrication Technology
IC Fabrication Technology * History: 1958-59: J. Kilby, Texas Instruments and R. Noyce, Fairchild * Key Idea: batch fabrication of electronic circuits n entire circuit, say 10 7 transistors and 5 levels
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objectives Identify at least two
More informationrate~ If no additional source of holes were present, the excess
DIFFUSION OF CARRIERS Diffusion currents are resent in semiconductor devices which generate a satially non-uniform distribution of carriers. The most imortant examles are the -n junction and the biolar
More informationModelling for Formation of Source/Drain Region by Ion Implantation and Diffusion Process for MOSFET Device
Modelling for Formation of Source/Drain Region by Ion Implantation and Diffusion Process for MOSFET Device 1 Supratim Subhra Das 2 Ria Das 1,2 Assistant Professor, Mallabhum Institute of Technology, Bankura,
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationTemperature, current and doping dependence of non-ideality factor for pnp and npn punch-through structures
Indian Journal of Pure & Alied Physics Vol. 44, December 2006,. 953-958 Temerature, current and doing deendence of non-ideality factor for n and nn unch-through structures Khurshed Ahmad Shah & S S Islam
More informationEvaluation of plasma strip induced substrate damage Keping Han 1, S. Luo 1, O. Escorcia 1, Carlo Waldfried 1 and Ivan Berry 1, a
Solid State Phenomena Vols. 14-146 (29) pp 249-22 Online available since 29/Jan/6 at www.scientific.net (29) Trans Tech Publications, Switzerland doi:.428/www.scientific.net/ssp.14-146.249 Evaluation of
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationUniversity of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009
University of North Carolina-Charlotte Deartment of Electrical and Comuter Engineering ECG 4143/5195 Electrical Machinery Fall 9 Problem Set 5 Part Due: Friday October 3 Problem 3: Modeling the exerimental
More informationELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft
ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated
More information2. (2pts) What is the major difference between an epitaxial layer and a polysilicon layer?
EE 330 Exam 1 Spring 2017 Name Instructions: Students may bring 1 page of notes (front and back) to this exam and a calculator but the use of any device that has wireless communication capability is prohibited.
More informationMSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University
MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures
More informationCircuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number
EE610: CMOS Analog Circuits L5: Fabrication and Layout -2 (12.8.2013) B. Mazhari Dept. of EE, IIT Kanpur 44 Passive Components: Resistor Besides MOS transistors, sometimes one requires to implement passive
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationDigital Integrated Circuits
Digital Integrated ircuits YuZhuo Fu contact:fuyuzhuo@ic.sjtu.edu.cn Office location:47 room WeiDianZi building,no 800 Donghuan road,minhang amus Introduction Digital I 3.MOS Inverter Introduction Digital
More informationEE410 vs. Advanced CMOS Structures
EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading:
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 105: Microelectronic Devices and Circuits Spring 2008 MIDTERM EXAMINATION #1 Time
More informationECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University
NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the
More informationCharacterizing the Behavior of a Probabilistic CMOS Switch Through Analytical Models and Its Verification Through Simulations
Characterizing the Behavior of a Probabilistic CMOS Switch Through Analytical Models and Its Verification Through Simulations PINAR KORKMAZ, BILGE E. S. AKGUL and KRISHNA V. PALEM Georgia Institute of
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007
More informationnmos IC Design Report Module: EEE 112
nmos IC Design Report Author: 1302509 Zhao Ruimin Module: EEE 112 Lecturer: Date: Dr.Zhao Ce Zhou June/5/2015 Abstract This lab intended to train the experimental skills of the layout designing of the
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationEE-612: Lecture 22: CMOS Process Steps
EE-612: Lecture 22: CMOS Process Steps Mark Lundstrom Electrical and Computer Engineering Purdue University West Lafayette, IN USA Fall 2006 NCN www.nanohub.org Lundstrom EE-612 F06 1 outline 1) Unit Process
More informationLecture 2. OUTLINE Basic Semiconductor Physics (cont d) PN Junction Diodes. Reading: Chapter Carrier drift and diffusion
Lecture 2 OUTLIE Basic Semiconductor Physics (cont d) Carrier drift and diffusion P unction Diodes Electrostatics Caacitance Reading: Chater 2.1 2.2 EE105 Sring 2008 Lecture 1, 2, Slide 1 Prof. Wu, UC
More informationOxide growth model. Known as the Deal-Grove or linear-parabolic model
Oxide growth model Known as the Deal-Grove or linear-parabolic model Important elements of the model: Gas molecules (oxygen or water) are incident on the surface of the wafer. Molecules diffuse through
More informationand V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )
ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets
More informationDiffusion. Diffusion = the spontaneous intermingling of the particles of two or more substances as a result of random thermal motion
Diffusion Diffusion = the spontaneous intermingling of the particles of two or more substances as a result of random thermal motion Fick s First Law Γ ΔN AΔt Γ = flux ΔN = number of particles crossing
More information= =5 (0:4) 4 10 = = = = = 2:005 32:4 2: :
MATH LEC SECOND EXAM THU NOV 0 PROBLEM Part (a) ( 5 oints ) Aroximate 5 :4 using a suitable dierential. Show your work carrying at least 6 decimal digits. A mere calculator answer will receive zero credit.
More informationEE 143 Microfabrication Technology Fall 2014
EE 143 Microfabrication Technology Fall 2014 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 EE 143: Microfabrication
More informationElectrochemical Society Proceedings Volume
CALIBRATION FOR THE MONTE CARLO SIMULATION OF ION IMPLANTATION IN RELAXED SIGE Robert Wittmann, Andreas Hössinger, and Siegfried Selberherr Institute for Microelectronics, Technische Universität Wien Gusshausstr.
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Oldham Fall 1999
UNIVERSITY OF CLIFORNI College of Engineering Department of Electrical Engineering and Computer Sciences Professor Oldham Fall 1999 EECS 40 FINL EXM 13 December 1999 Name: Last, First Student ID: T: Kusuma
More informationDecemb er 20, Final Exam
Fall 2002 6.720J/3.43J Integrated Microelectronic Devices Prof. J. A. del Alamo Decemb er 20, 2002 - Final Exam Name: General guidelines (please read carefully b efore starting): Make sure to write your
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationFLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance
1 Seminar Spacer Lithography for Reduced Variability in MOSFET Performance Prof. Tsu-Jae King Liu Electrical Engineering & Computer Sciences Dept. University of California at Berkeley Graduate Student:
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationproduced a sputter rate of 0.9 nm/s for the radially profiled, un-etched wires. A slightly
Supporting Information: Beam Current and Sputtering Rate: Using a 16 kev Cs + primary ion beam and a 1 µm 2 rastered area, a 10 pa beam current produced a sputter rate of 0.9 nm/s for the radially profiled,
More informationElectrical Resistance
Electrical Resistance I + V _ W Material with resistivity ρ t L Resistance R V I = L ρ Wt (Unit: ohms) where ρ is the electrical resistivity 1 Adding parts/billion to parts/thousand of dopants to pure
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Chenming Hu.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2009 Professor Chenming Hu Midterm I Name: Closed book. One sheet of notes is
More informationMicroelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!
More informationHomework #11. (Due December 5 at the beginning of the class.) Numerical Method Series #6: Engineering applications of Newton-Raphson Method to
Homework #11 (Due December 5 at the beginning of the class.) Numerical Method Series #6: Engineering alications of Newton-Rahson Method to solving systems of nonlinear equations Goals: 1. Understanding
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE15 Spring 28 Lecture
More informationP. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions
P. R. Nelson 1 ECE418 - VLSI Midterm Exam Solutions 1. (8 points) Draw the cross-section view for A-A. The cross-section view is as shown below.. ( points) Can you tell which of the metal1 regions is the
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationExtensive reading materials on reserve, including
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationThe extreme case of the anisothermal calorimeter when there is no heat exchange is the adiabatic calorimeter.
.4. Determination of the enthaly of solution of anhydrous and hydrous sodium acetate by anisothermal calorimeter, and the enthaly of melting of ice by isothermal heat flow calorimeter Theoretical background
More informationLecture 210 Physical Aspects of ICs (12/15/01) Page 210-1
Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 LECTURE 210 PHYSICAL ASPECTS OF ICs (READING: Text-Sec. 2.5, 2.6, 2.8) INTRODUCTION Objective Illustrate the physical aspects of integrated circuits
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EECS 40 Spring 2000 Introduction to Microelectronic Devices Prof. King MIDTERM EXAMINATION
More informationMotion and Recombination of Electrons and Holes
Chater Motion and Recombination of Electrons and Holes OBJECTIVES. Understand how the electrons and holes resond to an electric field (drift).. Understand how the electrons and holes resond to a gradient
More informationStretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa
Stretching the Barriers An analysis of MOSFET Scaling Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa Why Small? Higher Current Lower Gate Capacitance Higher
More informationSemiconductors Reference: Chapter 4 Jaeger or Chapter 3 Ruska Recall what determines conductor, insulator and semiconductor Plot the electron energy
Semiconductors Reference: Chapter 4 Jaeger or Chapter 3 Ruska Recall what determines conductor, insulator and semiconductor Plot the electron energy states of a material In some materials get the creation
More informationLinear diophantine equations for discrete tomography
Journal of X-Ray Science and Technology 10 001 59 66 59 IOS Press Linear diohantine euations for discrete tomograhy Yangbo Ye a,gewang b and Jiehua Zhu a a Deartment of Mathematics, The University of Iowa,
More informationDiffusion and Ion implantation Reference: Chapter 4 Jaeger or Chapter 3 Ruska N & P Dopants determine the resistivity of material Note N lower
Diffusion and Ion implantation Reference: Chapter 4 Jaeger or Chapter 3 Ruska N & P Dopants determine the resistivity of material Note N lower resistavity than p: due to higher carrier mobility Near linear
More information