Make sure the exam paper has 7 pages (including cover page) + 3 pages of data for reference
|
|
- Ruth Walker
- 5 years ago
- Views:
Transcription
1 UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Fall 2005 EE143 Midterm Exam #1 Family Name First name SID Signature Make sure the exam paper has 7 pages (including cover page) + 3 pages of data for reference Instructions: DO ALL WORK ON EXAM PAGES This is a 90-minute exam (4 sheets of HANDWRITTEN notes allowed) Grading: The reader can only assess what you put down on the exam paper, not what is inside your brain. Please be concise with your answers. For answers requiring explanation, adding sketches can be very effective. To obtain full credit, show correct units and algebraic sign. Numerical answers orders of magnitude off will receive no partial credit. Problem 1 (25 points) Problem 2 (25 points) Problem 3 (25 points) Problem 4 (22 points) TOTAL (97 points) 1
2 Problem 1 Processing Modules and Simple Process Sequence (25 points total) The following schematic cross-section shows a MOSFET together with a tunneling ohmic contact to the substrate. The MOSFET part of the process sequence has been well described in your textbook [ Jaeger, Chapter 1]. MOSFET Tunneling Ohmic Contact to substrate CVD n+ poly Si CVD Al CVD CVD p+ n+ n+ p- substrate Gate oxide p+ p+ p+ (i) (5 points) Consider the whole process sequence. There are some sacrificial layers used during the process sequence which does not end up in the final structure. Quotes one example of such a sacrificial layer. (ii) (5 points) Starting with a blanket p- Si wafer, consider the whole process sequence. How many thermal oxidation steps are used to fabricate this structure? List all thermal oxidation steps used, and briefly describe the purpose. (iii ) (12 points) Starting with a blanket p- Si wafer, consider the whole process sequence. How many etching steps are used to fabricate this structure? List all etching steps used, and briefly describe the purpose. [ Do not count photoresist development as etching steps] (iv) (3 points) Which doped region will be subjected to the largest thermal budget for dopant diffusion? 2
3 Problem 2 Thermal oxidation (25 points total) (a) (15 points) The following structure is subjected to a steam oxidation step at 1000 o C for 3 hours. Sketch a roughly proportional cross-section after this oxidation step in the same figure. Label all regions and important thicknesses. Use the attached oxidation chart to generate numerical values of the different oxide thickness. 0.5 µm 0.2 µm Si3N4 Si (100) 0.1 µm (b) A Si wafer has an unknown initial oxide thickness x i. After thermal oxidation for 1 hour, the total oxide thickness is measured to be x µm. With an additional 3 hours of oxidation, the total oxide thickness becomes 2x µm. Given :Linear oxidation constant B/A =1µm /hour and parabolic oxidation constant B = 0.3 µm 2 /hour. (i) (5 points) Find the numerical value of x [Hint: The solution for the quadratic equation: ax 2 + bx +c = 0 is x = -b ± b2-4ac 2a ] (ii) (5 points) Find the numerical value of initial oxide thickness x i. 3
4 Problem 3 Ion Implantation (25 points total) Boron implantation (using B + ions) is performed to the following structure to a boron dose of /cm 2. The B + ion energy is chosen such that the boron concentration at Location A is a maximum. For simplicity, let us assume the ion stopping powers and ion scattering characteristics are identical for both silicon and silicon dioxide. Boron Implantation 0.7 µm poly-si 0.05 µm x=0 B 0.6 µm A depth x n-type Si substrate (a) (4 points) What is the B+ ion energy? (b) (4 points) Calculate the maximum boron concentration at Location A? \ (c ) (4 points) Calculate the boron concentration at Location B? (d) (5 points) The n-type Si substrate has a uniform doping concentration = /cm 3. Calculate the junction depth x j underneath Location B. 4
5 Problem 3 continued (e) (4 points) Now, let us consider ion channeling effect. Will you expect a longer channeling tail in the crystalline silicon substrate underneath Location A or Location B? Write down your reasoning. (f) (4 points) After the boron implantation, a high temperature drive-in diffusion step is performed with (Dt) drive-in = ( R p ) 2 of the boron implantation profile. Sketch qualitatively the boron concentrations (log scale) in the Si substrate versus depth x underneath Location B for: (i) before drive-in ( dash line), and (ii) after drive-in (solid line). Pay attention to slopes of the curves. C(x) log scale x =0 x 5
6 Problem 4 Dopant Diffusion (25 points total) (I) Consider the following Arsenic doping profiles. C(x) [log scale] Profile A /cm 3 Profile B (Half-gaussian) x j = 2 µm p-type substrate ( /cm 3 ) depth x (a ) (4 points) Calculate the sheet resistance of Profile A use the mobility curves. (b) (3 points) Use the Irvin s curves to find the sheet resistance of Profile B. (c ) Suppose Profile B is subjected to an additional drive-in diffusion step such that the (Dt) product of the half-gaussian profile is doubled. (i) (3 points) Calculate the new surface concentration. (ii) (3 points) Explain concisely why the sheet resistance of profile B is lower after the additional drive-in step. 6
7 Problem 4 continued (II) A microfabrication textbook use the following expression to calculate the diffusivity of Arsenic in Si at 1000 o C when the arsenic concentration is equal to /cm 3. (i) (3points) What physical quantity does the number represent? 4.15 (ii) (3 points) What physical quantity does the expression 31.0 exp ( k( ) ) represent? (iii) (3 points) What physical quantity does the number 3.44 represent? 7
8 Information which may be useful 1 µm = 10-4 cm = 1000nm = 10 4 Å Electron charge q = coulombs; Boltzmann constant k = ev/k n i of Si = T 3/2 exp [ eV/kT] cm exp(-z^2) erfc(z) z 8
9 R p = E E e-5 E e-8 E 4 R p = E E e-5 E e-9 E 4 Proj ected Range & Straggle in Angstrom B 11 into Si R p R p Ion Energy E in kev R p = E E e-6 E e-9 E 4 R p = E E e-6 E e-9 E P 31 into Si Proj ected Range & Straggle in Angstrom R p R p Ion Energy E in kev 9
10 Irvins s Curves 10
Make sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Spring 2006 EE143 Midterm Exam #1 Family Name First name SID Signature Make sure the exam paper
More informationMake sure the exam paper has 8 pages plus an appendix page at the end.
UNIVERSITY OF CALIFORNIA College of Engineering Deartment of Electrical Engineering and Comuter Sciences Fall 2000 EE143 Midterm Exam #1 Family Name First name Signature Make sure the exam aer has 8 ages
More informationUNIVERSITY OF CALIFORNIA. College of Engineering. Department of Electrical Engineering and Computer Sciences. Professor Ali Javey.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EE 143 Professor Ali Javey Spring 2009 Exam 2 Name: SID: Closed book. One sheet of notes is allowed.
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are
More informationQuiz #1 Practice Problem Set
Name: Student Number: ELEC 3908 Physical Electronics Quiz #1 Practice Problem Set? Minutes January 22, 2016 - No aids except a non-programmable calculator - All questions must be answered - All questions
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Chenming Hu.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2009 Professor Chenming Hu Midterm I Name: Closed book. One sheet of notes is
More informationIon Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages:
Ion Implantation alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages: mass separation allows wide varies of dopants dose control: diffusion
More informationMATHEMATICS OF DOPING PROFILES. C(x,t) t. = D 2 C(x,t) x 2. 4Dt dx '
EE43 MATHEMATICS OF DOPING PROFILES N. Cheung The diffusion equation with constant D : has the general solution: C(x,t) = C(x,t) = D 2 C(x,t) 4πDt F(x ' ) e -(x-x' ) 2 4Dt dx ' - where F(x') is the C(x,t)
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More informationEE143 LAB. Professor N Cheung, U.C. Berkeley
EE143 LAB 1 1 EE143 Equipment in Cory 218 2 Guidelines for Process Integration * A sequence of Additive and Subtractive steps with lateral patterning Processing Steps Si wafer Watch out for materials compatibility
More informationIon Implantation ECE723
Ion Implantation Topic covered: Process and Advantages of Ion Implantation Ion Distribution and Removal of Lattice Damage Simulation of Ion Implantation Range of Implanted Ions Ion Implantation is the
More informationChanging the Dopant Concentration. Diffusion Doping Ion Implantation
Changing the Dopant Concentration Diffusion Doping Ion Implantation Step 11 The photoresist is removed with solvent leaving a ridge of polysilicon (the transistor's gate), which rises above the silicon
More informationMidterm I - Solutions
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2008 Professor Chenming Hu Midterm I - Solutions Name: SID: Grad/Undergrad: Closed
More informationProperties of Error Function erf(z) And Complementary Error Function erfc(z)
Properties of Error Function erf(z) And Complementary Error Function erfc(z) z erf (z) π e -y dy erfc (z) 1 - erf (z) erf () erf( ) 1 erf(- ) - 1 erf (z) d erf(z) dz π z for z
More informationSection 7: Diffusion. Jaeger Chapter 4. EE143 Ali Javey
Section 7: Diffusion Jaeger Chapter 4 Surface Diffusion: Dopant Sources (a) Gas Source: AsH 3, PH 3, B 2 H 6 (b) Solid Source BN Si BN Si (c) Spin-on-glass SiO 2 +dopant oxide (d) Liquid Source. Fick s
More information3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004
3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004 Bob O'Handley Martin Schmidt Quiz Nov. 17, 2004 Ion implantation, diffusion [15] 1. a) Two identical p-type Si wafers (N a = 10 17 cm
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm I Name: Closed book. One sheet of notes is allowed.
More informationSelf-study problems and questions Processing and Device Technology, FFF110/FYSD13
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 105: Microelectronic Devices and Circuits Spring 2008 MIDTERM EXAMINATION #1 Time
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EECS 40 Spring 2000 Introduction to Microelectronic Devices Prof. King MIDTERM EXAMINATION
More informationEE 212 FALL ION IMPLANTATION - Chapter 8 Basic Concepts
EE 212 FALL 1999-00 ION IMPLANTATION - Chapter 8 Basic Concepts Ion implantation is the dominant method of doping used today. In spite of creating enormous lattice damage it is favored because: Large range
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationDopant Diffusion. (1) Predeposition dopant gas. (2) Drive-in Turn off dopant gas. dose control. Doped Si region
Dopant Diffusion (1) Predeposition dopant gas dose control SiO Si SiO Doped Si region () Drive-in Turn off dopant gas or seal surface with oxide profile control (junction depth; concentration) SiO SiO
More informationThermal Oxidation of Si
Thermal Oxidation of General Properties of O 2 Applications of thermal O 2 Deal-Grove Model of Oxidation Thermal O 2 is amorphous. Weight Density = 2.20 gm/cm 3 Molecular Density = 2.3E22 molecules/cm
More informationP. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions
P. R. Nelson 1 ECE418 - VLSI Midterm Exam Solutions 1. (8 points) Draw the cross-section view for A-A. The cross-section view is as shown below.. ( points) Can you tell which of the metal1 regions is the
More informationEE-612: Lecture 22: CMOS Process Steps
EE-612: Lecture 22: CMOS Process Steps Mark Lundstrom Electrical and Computer Engineering Purdue University West Lafayette, IN USA Fall 2006 NCN www.nanohub.org Lundstrom EE-612 F06 1 outline 1) Unit Process
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 143 Fall 2008 Exam 1 Professor Ali Javey Answer Key Name: SID: 1337 Closed book. One sheet
More informationLecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen
Lecture 150 Basic IC Processes (10/10/01) Page 1501 LECTURE 150 BASIC IC PROCESSES (READING: TextSec. 2.2) INTRODUCTION Objective The objective of this presentation is: 1.) Introduce the fabrication of
More informationStanford University MatSci 152: Principles of Electronic Materials and Devices Spring Quarter, Practice Final Exam
Stanford University MatSci 152: Principles of Electronic Materials and Devices Spring Quarter, 2010-2011 Practice Final Exam This is a closed book, closed notes exam. You are allowed two double-sided sheets
More informationSection 6: Ion Implantation. Jaeger Chapter 5
Section 6: Ion Imlantation Jaeger Chater 5 Ion Imlantation - Overview Wafer is Target in High Energy Accelerator Imurities Shot into Wafer Preferred Method of Adding Imurities to Wafers Wide Range of Imurity
More informationMSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University
MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures
More informationION IMPLANTATION - Chapter 8 Basic Concepts
ION IMPLANTATION - Chapter 8 Basic Concepts Ion implantation is the dominant method of doping used today. In spite of creating enormous lattice damage it is favored because: Large range of doses - 1 11
More informationEE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #7. Due: Friday, Oct. 24, 2014, 8:00 a.m. in the EE 143 homework box near 140 Cory
Issued: Tuesday, Oct. 14, 2014 PROBLEM SET #7 Due: Friday, Oct. 24, 2014, 8:00 a.m. in the EE 143 homework box near 140 Cory Electroplating 1. Suppose you want to fabricate MEMS clamped-clamped beam structures
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationECE 305 Exam 3: Spring 2015 March 6, 2015 Mark Lundstrom Purdue University
NAME: PUID: : ECE 305 Exam 3: March 6, 2015 Mark Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula sheet at the end of this exam Following the ECE policy,
More informationEE143 Fall 2016 Microfabrication Technologies. Lecture 7: Ion Implantation Reading: Jaeger Chapter 5
EE143 Fall 016 Microfabrication Technologies Lecture 7: Ion Imlantation Reading: Jaeger Chater 5 Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 Ion Imlantation - Overview Wafer is
More informationAccelerated ions. ion doping
30 5. Simulation of Ion Doping of Semiconductors 5.1. Objectives - To give students hand-on experience of numerical simulation of ion doping used for fabrication of semiconductor planar devices. - To familiarize
More informationDiffusion and Ion implantation Reference: Chapter 4 Jaeger or Chapter 3 Ruska N & P Dopants determine the resistivity of material Note N lower
Diffusion and Ion implantation Reference: Chapter 4 Jaeger or Chapter 3 Ruska N & P Dopants determine the resistivity of material Note N lower resistavity than p: due to higher carrier mobility Near linear
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationSolution 11:00 AM, Wednesday February 10, 2010, 108 Nedderman Hall 80 minutes allowed (last four digits of your student #) ( if new)
MidTerm - EE 5342 (print last name) (print first name) Solution 11:00 AM, Wednesday February 10, 2010, 108 Nedderman Hall 80 minutes allowed (last four digits of your student #) (e-mail if new) Instructions:
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationReview of Semiconductor Fundamentals
ECE 541/ME 541 Microelectronic Fabrication Techniques Review of Semiconductor Fundamentals Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Page 1 Semiconductor A semiconductor is an almost insulating material,
More informationSemi-Conductors insulators semi-conductors N-type Semi-Conductors P-type Semi-Conductors
Semi-Conductors In the metal materials considered earlier, the coupling of the atoms together to form the material decouples an electron from each atom setting it free to roam around inside the material.
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Oldham Fall 1999
UNIVERSITY OF CLIFORNI College of Engineering Department of Electrical Engineering and Computer Sciences Professor Oldham Fall 1999 EECS 40 FINL EXM 13 December 1999 Name: Last, First Student ID: T: Kusuma
More informationAn Analytical Model for a Gate-Induced-Drain-Leakage Current in a Buried-Channel PMOSFET
Journal of the Korean Physical Society, Vol. 4, No. 5, November 00, pp. 86 867 An Analytical Model for a Gate-Induced-Drain-Leakage Current in a Buried-Channel PMOSFET Seong-Ho Kim, Sung-Eun Kim, Joo-Han
More informationDopant Diffusion Sources
Dopant Diffusion (1) Predeposition dopant gas dose control SiO Si SiO Doped Si region () Drive-in Turn off dopant gas or seal surface with oide profile control (junction depth; concentration) SiO SiO Si
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationThe Intrinsic Silicon
The Intrinsic ilicon Thermally generated electrons and holes Carrier concentration p i =n i ni=1.45x10 10 cm-3 @ room temp Generally: n i = 3.1X10 16 T 3/2 e -1.21/2KT cm -3 T= temperature in K o (egrees
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationSemiconductors Reference: Chapter 4 Jaeger or Chapter 3 Ruska Recall what determines conductor, insulator and semiconductor Plot the electron energy
Semiconductors Reference: Chapter 4 Jaeger or Chapter 3 Ruska Recall what determines conductor, insulator and semiconductor Plot the electron energy states of a material In some materials get the creation
More informationIC Fabrication Technology
IC Fabrication Technology * History: 1958-59: J. Kilby, Texas Instruments and R. Noyce, Fairchild * Key Idea: batch fabrication of electronic circuits n entire circuit, say 10 7 transistors and 5 levels
More informationEvaluation of plasma strip induced substrate damage Keping Han 1, S. Luo 1, O. Escorcia 1, Carlo Waldfried 1 and Ivan Berry 1, a
Solid State Phenomena Vols. 14-146 (29) pp 249-22 Online available since 29/Jan/6 at www.scientific.net (29) Trans Tech Publications, Switzerland doi:.428/www.scientific.net/ssp.14-146.249 Evaluation of
More informationEE130: Integrated Circuit Devices
EE130: Integrated Circuit Devices (online at http://webcast.berkeley.edu) Instructor: Prof. Tsu-Jae King (tking@eecs.berkeley.edu) TA s: Marie Eyoum (meyoum@eecs.berkeley.edu) Alvaro Padilla (apadilla@eecs.berkeley.edu)
More informationIon Implant Part 1. Saroj Kumar Patra, TFE4180 Semiconductor Manufacturing Technology. Norwegian University of Science and Technology ( NTNU )
1 Ion Implant Part 1 Chapter 17: Semiconductor Manufacturing Technology by M. Quirk & J. Serda Spring Semester 2014 Saroj Kumar Patra,, Norwegian University of Science and Technology ( NTNU ) 2 Objectives
More informationSeptember 21, 2005, Wednesday
, Wednesday Doping and diffusion I Faster MOSFET requires shorter channel P + Poly Al Al Motivation Requires shallower source, drain Al P + Poly Al source drain Shorter channel length; yes, but same source
More informationECE 305 Exam 2: Spring 2017 March 10, 2017 Muhammad Alam Purdue University
NAME: PUID: : ECE 305 Exam 2: Spring 2017 March 10, 2017 Muhammad Alam Purdue University This is a closed book exam You may use a calculator and the formula sheet Following the ECE policy, the calculator
More informationDIFFUSION - Chapter 7
DIFFUSION - Chapter 7 Doping profiles determine many short-channel characteristics in MOS devices. Resistance impacts drive current. Scaling implies all lateral and vertical dimensions scale by the same
More informationGold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications
Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications D. Tsoukalas, S. Kolliopoulou, P. Dimitrakis, P. Normand Institute of Microelectronics, NCSR Demokritos, Athens, Greece S. Paul,
More informationSpring Semester 2012 Final Exam
Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters
More informationEE 143 Microfabrication Technology Fall 2014
EE 143 Microfabrication Technology Fall 2014 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 EE 143: Microfabrication
More informationChapter 9 Ion Implantation
Chapter 9 Ion Implantation Professor Paul K. Chu Ion Implantation Ion implantation is a low-temperature technique for the introduction of impurities (dopants) into semiconductors and offers more flexibility
More informationElectrical Characteristics of MOS Devices
Electrical Characteristics of MOS Devices The MOS Capacitor Voltage components Accumulation, Depletion, Inversion Modes Effect of channel bias and substrate bias Effect of gate oide charges Threshold-voltage
More informationEE143 Microfabrication Technology Spring 2011 Prof. J. Bokor. Final Exam
-- EE143 Microfabrication Technology Spring 2011 Prof. J. Bokor Final Exam Name: ---------------------------- Signature: ------------------------------------- SID: ----------------------- CLOSED BOOK.
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More information2. (2pts) What is the major difference between an epitaxial layer and a polysilicon layer?
EE 330 Exam 1 Spring 2017 Name Instructions: Students may bring 1 page of notes (front and back) to this exam and a calculator but the use of any device that has wireless communication capability is prohibited.
More informationCalculation of Ion Implantation Profiles for Two-Dimensional Process Modeling
233 Calculation of Ion Implantation Profiles for Two-Dimensional Process Modeling Martin D. Giles AT&T Bell Laboratories Murray Hill, New Jersey 07974 ABSTRACT Advanced integrated circuit processing requires
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading:
More informationEECS C245 ME C218 Midterm Exam
University of California at Berkeley College of Engineering EECS C245 ME C218 Midterm Eam Fall 2003 Prof. Roger T. Howe October 15, 2003 Dr. Thara Srinivasan Guidelines Your name: SOLUTIONS Circle your
More informationLecture #27. The Short Channel Effect (SCE)
Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )
More informationAfter successfully completing this laboratory assignment, including the assigned reading, the lab
University of California at Santa Cruz Jack Baskin School of Engineering Electrical Engineering Department EE-145L: Properties of Materials Laboratory Lab 6: Temperature Dependence of Semiconductor Conductivity
More informationXing Sheng, 微纳光电子材料与器件工艺原理. Doping 掺杂. Xing Sheng 盛兴. Department of Electronic Engineering Tsinghua University
微纳光电子材料与器件工艺原理 Doping 掺杂 Xing Sheng 盛兴 Department of Electronic Engineering Tsinghua University xingsheng@tsinghua.edu.cn 1 Semiconductor PN Junctions Xing Sheng, EE@Tsinghua LEDs lasers detectors solar
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Ali Javey. Fall 2009.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EE143 Professor Ali Javey Fall 2009 Exam 1 Name: SID: Closed book. One sheet of notes is allowed.
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objectives Identify at least two
More informationPhysics UCSB Winter 2015 First Midterm Exam Tuesday 1/27/2015
Physics 1 @ UCSB Winter 2015 First Midterm Exam Tuesday 1/27/2015 Print your last name: Print your first name: Print your perm no.: Check which discussion section you attend (your graded exam will be returned
More informationStanford University MatSci 152: Principles of Electronic Materials and Devices Spring Quarter, Final Exam, June 8, 2010
Stanford University MatSci 152: Principles of Electronic Materials and Devices Spring Quarter, 2009-2010 Final Exam, June 8, 2010 This is a closed book, closed notes exam. You are allowed two double-sided
More informationFig The electron mobility for a-si and poly-si TFT.
Fig. 1-1-1 The electron mobility for a-si and poly-si TFT. Fig. 1-1-2 The aperture ratio for a-si and poly-si TFT. 33 Fig. 1-2-1 All kinds defect well. (a) is the Dirac well. (b) is the repulsive Columbic
More informationEE3901 A2001. Semiconductor Devices. Exam 1
Name ECE Box # Problem Score Points 1 10 2 30 3 35 4 25 EE3901 A2001 Semiconductor Devices Exam 1 This is a closed book test! You are allowed one sheet (both sides) of notes. Note: Potentially useful reference
More informationproduced a sputter rate of 0.9 nm/s for the radially profiled, un-etched wires. A slightly
Supporting Information: Beam Current and Sputtering Rate: Using a 16 kev Cs + primary ion beam and a 1 µm 2 rastered area, a 10 pa beam current produced a sputter rate of 0.9 nm/s for the radially profiled,
More information6.012 Electronic Devices and Circuits
Page 1 of 1 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.12 Electronic Devices and Circuits Exam No. 1 Wednesday, October 7, 29 7:3 to 9:3
More informationChapter 3 Engineering Science for Microsystems Design and Fabrication
Lectures on MEMS and MICROSYSTEMS DESIGN and MANUFACTURE Chapter 3 Engineering Science for Microsystems Design and Fabrication In this Chapter, we will present overviews of the principles of physical and
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007
More informationnmos IC Design Report Module: EEE 112
nmos IC Design Report Author: 1302509 Zhao Ruimin Module: EEE 112 Lecturer: Date: Dr.Zhao Ce Zhou June/5/2015 Abstract This lab intended to train the experimental skills of the layout designing of the
More informationELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft
ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated
More informationLHS Algebra Pre-Test
Your Name Teacher Block Grade (please circle): 9 10 11 12 Course level (please circle): Honors Level 1 Instructions LHS Algebra Pre-Test The purpose of this test is to see whether you know Algebra 1 well
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationMSE410/ECE 340: Electrical Properties of Materials Fall 2016 School of Materials Science and Engineering Boise State University
MSE410/ECE 340: Electrical Properties of Materials Fall 2016 School of Materials Science and Engineering Boise State University Practice Midterm Exam October 2016 Read the questions carefully Label all
More informationLab 3. Ion Implantation
1 Lab 3. Ion Implantation (SRIM 2008/2013 computer simulation) 1. Objectives - To give students hand-on experience of numerical simulation of ion doping used for fabrication of semiconductor nanodevices.
More informationCurrent mechanisms Exam January 27, 2012
Current mechanisms Exam January 27, 2012 There are four mechanisms that typically cause currents to flow: thermionic emission, diffusion, drift, and tunneling. Explain briefly which kind of current mechanisms
More informationECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000
Your Name: ECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000 1. Review questions a) Illustrate the generation of a photocurrent in a p-n diode by drawing an energy band diagram. Indicate
More information1. Narrative Overview Questions
Homework 4 Due Nov. 16, 010 Required Reading: Text and Lecture Slides on Downloadable from Course WEB site: http://courses.washington.edu/overney/nme498.html 1. Narrative Overview Questions Question 1
More informationDepartment of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Exam 1 ` March 22, 2018
Department of Electrical and Computer Engineering, Cornell University ECE 3150: Microelectronics Spring 2018 Exam 1 ` March 22, 2018 INSTRUCTIONS: Every problem must be done in the separate booklet Only
More informationEE C247B / ME C218 INTRODUCTION TO MEMS DESIGN SPRING 2016 C. NGUYEN PROBLEM SET #4
Issued: Wednesday, March 4, 2016 PROBLEM SET #4 Due: Monday, March 14, 2016, 8:00 a.m. in the EE C247B homework box near 125 Cory. 1. This problem considers bending of a simple cantilever and several methods
More informationModelling for Formation of Source/Drain Region by Ion Implantation and Diffusion Process for MOSFET Device
Modelling for Formation of Source/Drain Region by Ion Implantation and Diffusion Process for MOSFET Device 1 Supratim Subhra Das 2 Ria Das 1,2 Assistant Professor, Mallabhum Institute of Technology, Bankura,
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationLab1. Resolution and Throughput of Ion Beam Lithography.
1 ENS/PHY463 Lab1. Resolution and Throughput of Ion Beam Lithography. (SRIM 2008/2013 computer simulation) Objective The objective of this laboratory work is to evaluate the exposure depth, resolution,
More informationFLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance
1 Seminar Spacer Lithography for Reduced Variability in MOSFET Performance Prof. Tsu-Jae King Liu Electrical Engineering & Computer Sciences Dept. University of California at Berkeley Graduate Student:
More informationSession 6: Solid State Physics. Diode
Session 6: Solid State Physics Diode 1 Outline A B C D E F G H I J 2 Definitions / Assumptions Homojunction: the junction is between two regions of the same material Heterojunction: the junction is between
More informationIon implantation Campbell, Chapter 5
Ion implantation Campbell, Chapter 5 background why ion implant? elastic collisions nuclear and electronic stopping ion ranges: projected and lateral channeling ion-induced damage and amorphization basic
More informationA semiconductor is an almost insulating material, in which by contamination (doping) positive or negative charge carriers can be introduced.
Semiconductor A semiconductor is an almost insulating material, in which by contamination (doping) positive or negative charge carriers can be introduced. Page 2 Semiconductor materials Page 3 Energy levels
More information