Beyond-CMOS Device Concepts Enabled by 2D Materials
|
|
- Antonia Cook
- 5 years ago
- Views:
Transcription
1 Beyond-CMOS Device Concepts Enabled by 2D Materials Working Dinner Remarks at NSF US EU Workshop on 2D Materials April 23, 2015 Thomas N Theis Executive Director SRC Nanoelectronics Research Initiative thomas.theis@src.org
2 Topics Why semiconductor manufacturers are investing in beyond-cmos device research NRI and STARnet private-public partnerships funding university research Some new device concepts enabled by 2D materials. 2
3 Computer clock frequencies have been stagnant since Transistor Count (still growing) Clock Frequency (flat since 2003) Power (flat since 2003) Architectural Innovation (ILP) (also flagging!) 3
4 Energy The FET has reached its voltage scaling limit. For charge transport controlled by thermal emission over a barrier, the leakage current is an exponential function of the voltage swing; I ~ exp[-y s (e/kt)] This determines the maximum nonlinearity of the switch, which determines the minimum allowable voltage swing, which determines the minimum power dissipation. (Active power ~ V 2.) Log Current I on Sub-threshold Slope 0 I off V dd Voltage distance With voltage swing already reduced to ~ 1V, The FET is close to its fundamental voltage limit for operation at ambient temperatures.
5 Briefly summarizing the last 10 years To keep areal power density and total power within economically acceptable limits, industry froze clock speed and slowed the deployment of multiple cores. To escape this new status quo, we ve begun to explore devices with switching mechanisms that are fundamentally different from that of the conventional FET, and architectures than are fundamentally different from the von Neumann architecture. 5
6 University research funded by industry and government in recent years has given us a broader picture of what is possible. 6
7 The Nanoelectronics Research Initiative Founded in 2005, NRI is a consortium of leading semiconductor companies (IBM, Intel, Micron, and Texas Instruments) working with the National Science Foundation (NSF) and the National Institute of Standards and Technology (NIST) to collaboratively fund university research. Three multidisciplinary, multi-university research centers Twelve Nanoelectronics for Beyond 2020 (NEB2020) projects NRI s Mission: Demonstrate non-conventional, low-energy technologies for computation which can outperform CMOS on critical applications in ten years and beyond. 7
8 NRI Research Centers In Partnership with NIST SRC Executive Director: Thomas N. Theis 6 Universities CNFD Evgeny Tsymbal, Director The mission of CNFD is to develop low-energy memory and logic devices based on materials, structures, and phenomena non-traditional for existing technologies, such as magnetoelectricity, ferroelectricity, and spin dynamics, to advance the information technology beyond current limits. 8 Universities INDEX Michael Liehr, Executive Director The mission of INDEX is to discover and demonstrate nanoscale computing devices to extend Moore s law beyond CMOS limits, organized around spin and graphene p-n junction logic devices and implemented in an advanced semiconducting fabrication facility. 7 Universities SWAN Sanjay Banerjee, Director The South West Academy for Nanoelectronics seeks to develop ultra-low power transistors based on novel single particle and collective tunneling effects in 2D materials such as graphene and transition metal dichalcogenides, as well as magnetoelectric switching on topological insulators. 8
9 NEB2020 Projects Co-funding 12 Projects at 12 NSF Centers Pittsburgh MIT UC-Riverside Drexel Virginia Commonwealth UC-Riverside Cornell Notre Dame Minnesota Notre Dame Columbia UC-Santa Barbara Scalable Sensing, Storage and Computation with a Rewritable Oxide Nanoelectronics Platform Integrated Biological and Electronic Computation at the Nanoscale Developing a Graphene Spin Computer: Materials, Nano-Devices, Modeling, and Circuits Meta-Capacitance and Spatially Periodic Electronic Excitation Devices (MC-SPEEDs) Hybrid Spintronics and Straintronics: Technology for Ultra-Low Energy Computing and Signal Processing Beyond 2020 Charge-Density-Wave Computational Fabric: New State Variables and Alternative Material Implementation Ultimate Electronic Device Scaling Using Structurally Precise Graphene Nanoribbons Nanoelectronics with Mixed-valence Molecular QCA Scalable Perpendicular All-Spin Non-Volatile Logic Devices and Circuits with Hybrid Interconnection Physics-Inspired Non-Boolean Computation based on Spatial- Temporal Wave Excitations Novel Quantum Switches Using Heterogeneous Atomically Layered Nanostructures Superlattice-FETs, Gamma-L-FETs, and Tunnel-FETs: Materials, Devices and Circuits for Fast Ultra-Lower-Power ICs
10 A Fruitful Partnership with NSF : Annual partnership for joint funding of projects at NSF Nanoscience Centers (NSECs/MRSECs/NCN) 2011: Launched 12 NRI-NSF NEB2020 projects. NRI-NSF exploratory programs are feeding the more-focused center programs in NRI and STARnet. Prof. Evgeny Tsymbal, funded through former MRSEC grant, now Director, NRI CNFD center. Prof. Jian-Ping Wang, funded through NEB2020 since 2012, now Director, STARnet C-SPIN center. 10
11 Growing Research Investment Since 2013, NRI has been joined in the focused exploration of beyond-cmos devices, by the former Focus Center Research Program, completely refreshed as STARnet. Jointly funded by Globalfoundries, IBM, Intel, Micron, Raytheon, TI, United Technologies, and DARPA. Funding six multidisciplinary, multi-university centers 11
12 STARnet Research Centers In Partnership with DARPA 12 SRC Executive Director: Gilroy Vandentop Beyond-CMOS Devices FAME Jane Pei-Chen Chang, Director The mission of FAME is to create and investigate new nonconventional atomic scale engineered materials and structures of multi-function oxides, metals and semiconductors to accelerate innovations in analog, logic and memory devices for revolutionary impact on the semiconductor and defense industries. New Architectures 16 Universities 10 Universities TerraSwarm Edward A. Lee, Director The TerraSwarm Research Center aims to enable the simple, reliable, and secure deployment of a multiplicity of advanced distributed sense controlactuate applications on shared, massively distributed, heterogeneous, and mostly uncoordinated swarm platforms through an open and universal systems architecture. Applied Materials Novellus C-SPIN Jian-Ping Wang, Director The Center for Spintronic Materials, Interfaces and Novel Architectures (C-SPIN) seeks to overcome barriers to realizing practical spin-based memory and logic technology by assembling experts in magnetic materials, spin transport, novel spin-transport materials, spintronic devices, circuits, and novel architectures. LEAST Alan Seabaugh, Director 14 Universities 10 Universities The Center for Low Energy Systems Technology (LEAST) explores the physics of new materials and devices to enable more energy-efficient integrated circuits and systems. SONIC Naresh Shanbhag, Director SONIC will be guided by the following mission: To enable equivalent scaling in beyond-cmos nanoscale fabrics by embracing their statistical attributes within statistical-inference-based applications, architectures, and circuits, to achieve unprecedented levels of robustness and energy efficiency. C-FAR Todd Austin, Director 8 Universities 15 Universities The center's research agenda is guided by three initial technical vectors, whose intersections will help realize non-conventional architectures that address these pressing challenges: data-centric architectures, novel architectures based on emerging technologies, and beyond homogenous parallelism.
13 What are the prospects for these devices? How can we compare them to each other and to CMOS? 13
14 NRI Device Performance Benchmarking Goals: Enable concise communication of research outcomes. Focus researcher s attention on key technical challenges. Spark invention. Practices and methodology developed across four NRI centers by university PIs led by K. Bernstein K. Bernstein et al., Proc. IEEE 98, 2169 (2010). Comprehensive assessments with uniform engineering assumptions applied to all devices, led by I. Young and D. Nikonov D.E. Nikonov and I.A. Young, IEEE IEDM, pp , Dec. 2012; Proc. IEEE, vol. 101, no. 12, pp , Dec. 2013; IEEE J. Exploratory Sold-State Computational Devices and Circuits, DOI /JXCDC , to be published. 14
15 Benchmarking Example: Energy vs. Delay for 32 Bit Adder Electronic GpnJ SpinFET CMOS HP HJTFET gnrtfet IIIvTFET Delay, ps Spin torque CMOS LP SWD ASLD NML Magnetoelectric STMG STTtriad CMOS ref Electronic Spintronic Ferroelectric Orbitronic Straintronic D. Nikonov and I. Young, IEEE D. Nikonov D. J. Nikonov Exploratory and I.Young, Solid- State IEEE and Computational J. Exp. I.Young, Solid-State Devices Computational Proc. and IEDM, Circuits, Devices DOI and Circuits, to be /JXCDC , published Dec to be published.
16 Benchmarking Example: Energy vs. Delay for 32 Bit Adder (2012 results) Electronic GpnJ SpinFET CMOS HP HJTFET gnrtfet IIIvTFET Delay, ps Spin torque CMOS LP SWD ASLD NML Magnetoelectric STMG STTtriad CMOS ref Electronic Spintronic Ferroelectric Orbitronic Straintronic D. Nikonov and I. Young, IEEE D. Nikonov D. J. Nikonov Exploratory and I.Young, Solid- State IEEE and Computational J. Exp. I.Young, Solid-State Devices Computational Proc. and IEDM, Circuits, Devices DOI and Circuits, to be /JXCDC , published Dec to be published.
17 Benchmarking Example: Energy vs. Delay for 32 Bit Adder (2014 results) CMOS ref Electronic Spintronic Ferroelectric Orbitronic Straintronic Delay, ps D. Nikonov and I. Young, IEEE J. Exploratory Solid- State Computational Devices and Circuits, DOI /JXCDC , to be published.
18 Takeaways from Comparison As device models improve, estimates of device attributes tend to become more conservative (and more accurate). While no clear winner has emerged, the number of device concepts benchmarked as competitive with CMOS has increased. New device concepts continue to emerge, suggesting that more (perhaps many more) are yet to be invented. 18
19 The Band-to-Band Tunnel-FET Operating principle of a tunnel field-effect transistor, after Appenzeller: Bands are crossed in the on state and uncrossed by the gate voltage in the off state. 19
20 TFET Performance Prediction (100x performance advantage at low voltage) I-V curves for nanowire resonant TFET, heterojunction TFET, and MOSFET; all at Lg = 9 nm, VDD = 0.27 V Heterojunction TFET Scaling and Resonant-TFET for Steep Subthreshold Slope at sub-9nm Gate-Length, IEDM 2013, U. Avci and I. Young (Intel Corp.) 20
21 The TFET concept is still rapidly evolving. 2D materials and device structures Schematic representation of various topologies of TFETs, from Debdeep Jena, Proceedings of the IEEE, Vol. 101, No. 7, p July
22 Can a low-voltage device be fast? 100x faster than CMOS at 0.27V is still slow! Newer low-voltage device concepts, now being explored, may enable faster devices, perhaps ultimately exceeding what is possible with the silicon FET. TFETS based on two-dimensional (2D) materials Graphene p-n Junction Device (NRI INDEX center) R. Sajjad and A. Ghosh, arxiv: (2013) Piezoelectronic Transistor (DARPA Mesodynamics) D.M. Newns, et al., J. Appl. Phys. 111, (2012) and more 22
23 Graphene p-n Junction (GPNJ) Device A new steep slope device Gate engineering to orthogonalize transmissions and turn OFF graphene 1. Mobility unaffected 2. High ON current 3. High ON-OFF ratio with steep change in current Redwan Sajjad and Avik Ghosh, ACS Nano, Vol. 7, No. 11, pp , 2013
24 Another Example: IBM s Piezotronic Transistor (PET) Mechanical Clamp (High-Yield- Strength Material) Operating Principle: A voltage, V g placed across a piezoelectric (PE) expands the film. In a mechanically clamped structure, the resulting pressure drives an insulator metal transition in a piezoresistive (PR) film, allowing a current to flow. The area ratio a PR /A PE << 1 steps up the pressure in the PR. D.M. Newns et al., J. Appl. Phys. 111, (2012) 24
25 How will 2D materials impact nanoelectronics? Ultra-thin channels for otherwise conventional FETs? Probably not for high performance devices. Computational modeling by various groups suggests at best a limited benefit. Minimum channel length will be limited more by insulator thickness than by channel thickness. Application in flexible electronics, sensors, etc. seems more likely. Enabling new device concepts? Perhaps. A steep slope device with FET-like drive current at ~0.1 V supply would be truly revolutionary! 25
26 Conclusion Please continue to explore the fundamental materials science, and the many new device structures and concepts made possible by 2D materials. But for real impact, we ll need scalable, self-limiting, and selective processes for growth of single crystals and aligned heterostructures. patterning processes for nm-scale lateral features vastly improved control of point defects and more 26
27 Thanks for your attention!
DARPA/SRC STARnet. Avram Bar-Cohen Program Manager MTO. US-EU Workshop on 2D Layered Materials and Devices. April 23, 2015
DARPA/SRC STARnet Avram Bar-Cohen Program Manager MTO US-EU Workshop on 2D Layered Materials and Devices April 23, 2015 STARnet Funded Universities University of Minnesota Carnegie Mellon Colorado State
More informationSub-Boltzmann Transistors with Piezoelectric Gate Barriers
Sub-Boltzmann Transistors with Piezoelectric Gate Barriers Raj Jana, Gregory Snider, Debdeep Jena Electrical Engineering University of Notre Dame 29 Oct, 2013 rjana1@nd.edu Raj Jana, E3S 2013, Berkeley
More informationElectronics with 2D Crystals: Scaling extender, or harbinger of new functions?
Electronics with 2D Crystals: Scaling extender, or harbinger of new functions? 1 st Workshop on Data Abundant Systems Technology Stanford, April 2014 Debdeep Jena (djena@nd.edu) Electrical Engineering,
More informationChallenges for Materials to Support Emerging Research Devices
Challenges for Materials to Support Emerging Research Devices C. Michael Garner*, James Hutchby +, George Bourianoff*, and Victor Zhirnov + *Intel Corporation Santa Clara, CA + Semiconductor Research Corporation
More informationDirections for simulation of beyond-cmos devices. Dmitri Nikonov, George Bourianoff, Mark Stettler
Directions for simulation of beyond-cmos devices Dmitri Nikonov, George Bourianoff, Mark Stettler Outline Challenges and responses in nanoelectronic simulation Limits for electronic devices and motivation
More informationA final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).
A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). The Final Exam will take place from 12:30PM to 3:30PM on Saturday May 12 in 60 Evans.» All of
More informationAdvanced Flash and Nano-Floating Gate Memories
Advanced Flash and Nano-Floating Gate Memories Mater. Res. Soc. Symp. Proc. Vol. 1337 2011 Materials Research Society DOI: 10.1557/opl.2011.1028 Scaling Challenges for NAND and Replacement Memory Technology
More information3/10/2013. Lecture #1. How small is Nano? (A movie) What is Nanotechnology? What is Nanoelectronics? What are Emerging Devices?
EECS 498/598: Nanocircuits and Nanoarchitectures Lecture 1: Introduction to Nanotelectronic Devices (Sept. 5) Lectures 2: ITRS Nanoelectronics Road Map (Sept 7) Lecture 3: Nanodevices; Guest Lecture by
More informationLEADING THE EVOLUTION OF COMPUTE MARK KACHMAREK HPC STRATEGIC PLANNING MANAGER APRIL 17, 2018
LEADING THE EVOLUTION OF COMPUTE MARK KACHMAREK HPC STRATEGIC PLANNING MANAGER APRIL 17, 2018 INTEL S RESEARCH EFFORTS COMPONENTS RESEARCH INTEL LABS ENABLING MOORE S LAW DEVELOPING NOVEL INTEGRATION ENABLING
More informationEmerging spintronics-based logic technologies
Center for Spintronic Materials, Interfaces, and Novel Architectures Emerging spintronics-based logic technologies Zhaoxin Liang Meghna Mankalale Jian-Ping Wang Sachin S. Sapatnekar University of Minnesota
More informationSupporting Information
Supporting Information Monolithically Integrated Flexible Black Phosphorus Complementary Inverter Circuits Yuanda Liu, and Kah-Wee Ang* Department of Electrical and Computer Engineering National University
More informationNanoelectronics Research Initiative Sanjay Banerjee Director, Microelectronics Research Center and SWAN University of Texas
Nanoelectronics Research Initiative Sanjay Banerjee Director, Microelectronics Research Center and SWAN University of Texas Jeff Welser, Director, NRI Ralph Cavin, SRC NRI Goals Case Study: SWAN NRI-NSF
More informationRAJASTHAN TECHNICAL UNIVERSITY, KOTA
RAJASTHAN TECHNICAL UNIVERSITY, KOTA (Electronics & Communication) Submitted By: LAKSHIKA SOMANI E&C II yr, IV sem. Session: 2007-08 Department of Electronics & Communication Geetanjali Institute of Technical
More informationUltralow-Power Reconfigurable Computing with Complementary Nano-Electromechanical Carbon Nanotube Switches
Ultralow-Power Reconfigurable Computing with Complementary Nano-Electromechanical Carbon Nanotube Switches Presenter: Tulika Mitra Swarup Bhunia, Massood Tabib-Azar, and Daniel Saab Electrical Eng. And
More informationWouldn t it be great if
IDEMA DISKCON Asia-Pacific 2009 Spin Torque MRAM with Perpendicular Magnetisation: A Scalable Path for Ultra-high Density Non-volatile Memory Dr. Randall Law Data Storage Institute Agency for Science Technology
More information1. Introduction : 1.2 New properties:
Nanodevices In Electronics Rakesh Kasaraneni(PID : 4672248) Department of Electrical Engineering EEL 5425 Introduction to Nanotechnology Florida International University Abstract : This paper describes
More informationPost Von Neumann Computing
Post Von Neumann Computing Matthias Kaiserswerth Hasler Stiftung (formerly IBM Research) 1 2014 IBM Corporation Foundation Purpose Support information and communication technologies (ICT) to advance Switzerland
More informationA Technology-Agnostic MTJ SPICE Model with User-Defined Dimensions for STT-MRAM Scalability Studies
A Technology-Agnostic MTJ SPICE Model with User-Defined Dimensions for STT-MRAM Scalability Studies Model download website: mtj.umn.edu Jongyeon Kim 1, An Chen 2, Behtash Behin-Aein 2, Saurabh Kumar 1,
More informationEvaluation of Electronic Characteristics of Double Gate Graphene Nanoribbon Field Effect Transistor for Wide Range of Temperatures
Evaluation of Electronic Characteristics of Double Gate Graphene Nanoribbon Field Effect Transistor for Wide Range of Temperatures 1 Milad Abtin, 2 Ali Naderi 1 Department of electrical engineering, Masjed
More informationStochastic Computing: A Design Sciences Approach to Moore s Law
Stochastic Computing: A Design Sciences Approach to Moore s Law Naresh Shanbhag Department of Electrical and Computer Engineering Coordinated Science Laboratory University of Illinois at Urbana Champaign
More informationMTJ-Based Nonvolatile Logic-in-Memory Architecture and Its Application
2011 11th Non-Volatile Memory Technology Symposium @ Shanghai, China, Nov. 9, 20112 MTJ-Based Nonvolatile Logic-in-Memory Architecture and Its Application Takahiro Hanyu 1,3, S. Matsunaga 1, D. Suzuki
More informationDesign for Manufacturability and Power Estimation. Physical issues verification (DSM)
Design for Manufacturability and Power Estimation Lecture 25 Alessandra Nardi Thanks to Prof. Jan Rabaey and Prof. K. Keutzer Physical issues verification (DSM) Interconnects Signal Integrity P/G integrity
More informationMoore s Law Forever?
NCN Nanotechnology 101 Series Moore s Law Forever? Mark Lundstrom Purdue University Network for Computational Nanotechnology West Lafayette, IN USA NCN 1) Background 2) Transistors 3) CMOS 4) Beyond CMOS
More informationElectrostatics of Nanowire Transistors
Electrostatics of Nanowire Transistors Jing Guo, Jing Wang, Eric Polizzi, Supriyo Datta and Mark Lundstrom School of Electrical and Computer Engineering Purdue University, West Lafayette, IN, 47907 ABSTRACTS
More informationAn Overview of Spin-based Integrated Circuits
ASP-DAC 2014 An Overview of Spin-based Integrated Circuits Wang Kang, Weisheng Zhao, Zhaohao Wang, Jacques-Olivier Klein, Yue Zhang, Djaafar Chabi, Youguang Zhang, Dafiné Ravelosona, and Claude Chappert
More informationSteep Slope Transistors beyond the Tunnel FET concept. David Esseni, University of Udine
Steep Slope Transistors beyond the Tunnel FET concept David Esseni, University of Udine Overcome Boltzmann s Tyranny Sub-threshold swing may be expressed as V g = φ s V S/D G In MOSFETs: - second term
More informationImaginary Band Structure and Its Role in Calculating Transmission Probability in Semiconductors
Imaginary Band Structure and Its Role in Calculating Transmission Probability in Semiconductors Jamie Teherani Collaborators: Paul Solomon (IBM), Mathieu Luisier(Purdue) Advisors: Judy Hoyt, DimitriAntoniadis
More informationHigh Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs
High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs Prof. (Dr.) Tejas Krishnamohan Department of Electrical Engineering Stanford University, CA & Intel Corporation
More informationParallel Processing and Circuit Design with Nano-Electro-Mechanical Relays
Parallel Processing and Circuit Design with Nano-Electro-Mechanical Relays Elad Alon 1, Tsu-Jae King Liu 1, Vladimir Stojanovic 2, Dejan Markovic 3 1 University of California, Berkeley 2 Massachusetts
More informationDesign Considerations for Integrated Semiconductor Control Electronics for a Large-scale Solid State Quantum Processor
Design Considerations for Integrated Semiconductor Control Electronics for a Large-scale Solid State Quantum Processor Hendrik Bluhm Andre Kruth Lotte Geck Carsten Degenhardt 1 0 Ψ 1 Quantum Computing
More informationComparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs
Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs Cheng-Ying Huang 1, Sanghoon Lee 1, Evan Wilson 3, Pengyu Long 3, Michael Povolotskyi 3, Varistha Chobpattana
More informationIndustry and Sustainable Nanotechnology. Dr. Celia Merzbacher VP for Innovative Partnerships Semiconductor Research Corporation
Industry and Sustainable Nanotechnology How can nanotechnology make industry more sustainable? A semiconductor industry perspective Dr. Celia Merzbacher VP for Innovative Partnerships Semiconductor Research
More informationSerial Parallel Multiplier Design in Quantum-dot Cellular Automata
Serial Parallel Multiplier Design in Quantum-dot Cellular Automata Heumpil Cho and Earl E. Swartzlander, Jr. Application Specific Processor Group Department of Electrical and Computer Engineering The University
More informationDesign of an Optimal Decimal Adder in Quantum Dot Cellular Automata
International Journal of Nanotechnology and Applications ISSN 0973-631X Volume 11, Number 3 (2017), pp. 197-211 Research India Publications http://www.ripublication.com Design of an Optimal Decimal Adder
More informationHow a single defect can affect silicon nano-devices. Ted Thorbeck
How a single defect can affect silicon nano-devices Ted Thorbeck tedt@nist.gov The Big Idea As MOS-FETs continue to shrink, single atomic scale defects are beginning to affect device performance Gate Source
More information28.7: Pairwise Coupled Hybrid Vanadium Dioxide-MOSFET (HVFET) Oscillators for Non- Boolean Associative Computing
28.7: Pairwise Coupled Hybrid Vanadium Dioxide-MOSFET (HVFET) Oscillators for Non- Boolean Associative Computing N. Shukla 1, A. Parihar 2, M. Cotter 1, H. Liu 1, M. Barth 1, X. Li 1, N. Chandramoorthy
More informationPerformance Analysis of Ultra-Scaled InAs HEMTs
Purdue University Purdue e-pubs Birck and NCN Publications Birck Nanotechnology Center 2009 Performance Analysis of Ultra-Scaled InAs HEMTs Neerav Kharche Birck Nanotechnology Center and Purdue University,
More informationAdvanced Topics In Solid State Devices EE290B. Will a New Milli-Volt Switch Replace the Transistor for Digital Applications?
Advanced Topics In Solid State Devices EE290B Will a New Milli-Volt Switch Replace the Transistor for Digital Applications? August 28, 2007 Prof. Eli Yablonovitch Electrical Engineering & Computer Sciences
More informationGaAs and InGaAs Single Electron Hex. Title. Author(s) Kasai, Seiya; Hasegawa, Hideki. Citation 13(2-4): Issue Date DOI
Title GaAs and InGaAs Single Electron Hex Circuits Based on Binary Decision D Author(s) Kasai, Seiya; Hasegawa, Hideki Citation Physica E: Low-dimensional Systems 3(2-4): 925-929 Issue Date 2002-03 DOI
More informationOperating Principles of Vertical Transistors Based on Monolayer Two-Dimensional Semiconductor Heterojunctions
Operating Principles of Vertical Transistors Based on Monolayer Two-Dimensional Semiconductor Heterojunctions Kai Tak Lam, Gyungseon Seol and Jing Guo Department of Electrical and Computer Engineering,
More informationThe Semiconductor Industry s Nanoelectronics Research Initiative. Jeff Welser, Director SRC NRI December, 2007
The Semiconductor Industry s Nanoelectronics Research Initiative Jeff Welser, Director SRC NRI December, 2007 NRI Milestones 2001-2004: Defining Research Needs ITRS-Emerging Research Device Technical Working
More informationAchieving a higher performance in bilayer graphene FET Strain Engineering
SISPAD 2015, September 9-11, 2015, Washington, DC, USA Achieving a higher performance in bilayer graphene FET Strain Engineering Fan W. Chen, Hesameddin Ilatikhameneh, Gerhard Klimeck and Rajib Rahman
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationStretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa
Stretching the Barriers An analysis of MOSFET Scaling Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa Why Small? Higher Current Lower Gate Capacitance Higher
More informationQuantum-dot cellular automata
Quantum-dot cellular automata G. L. Snider, a) A. O. Orlov, I. Amlani, X. Zuo, G. H. Bernstein, C. S. Lent, J. L. Merz, and W. Porod Department of Electrical Engineering, University of Notre Dame, Notre
More informationNegative Capacitance Tunnel Field Effect Transistor: A Novel Device with Low Subthreshold Swing and High ON Current
Negative Capacitance Tunnel Field Effect Transistor: A Novel Device with Low Subthreshold Swing and High ON Current Nadim Chowdhury, S. M. Farhaduzzaman Azad and Quazi D.M. Khosru Department of Electrical
More information10. Magnetoelectric Switching
Beyond CMOS computing 10. Magnetoelectric Switching Dmitri Nikonov Dmitri.e.nikonov@intel.com 1 Outline Magnetoelectric effect to improve spintronic switching Review of experiments on magnetoelectric switching:
More informationStatus. Embedded System Design and Synthesis. Power and temperature Definitions. Acoustic phonons. Optic phonons
Status http://robertdick.org/esds/ Office: EECS 2417-E Department of Electrical Engineering and Computer Science University of Michigan Specification, languages, and modeling Computational complexity,
More informationSTUDY AND IMPLEMENTATION OF MUX BASED FPGA IN QCA TECHNOLOGY
STUDY AND IMPLEMENTATION OF MUX BASED FPGA IN QCA TECHNOLOGY E.N.Ganesh 1 / V.Krishnan 2 1. Professor, Rajalakshmi Engineering College 2. UG Student, Rajalakshmi Engineering College ABSTRACT This paper
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationPhysicists in the Semiconductor Industry
Physicists in the Semiconductor Industry P.M. Mooney IBM Research Division, T.J. Watson Research Center Yorktown Heights, NY 10598 APS March Meeting March 24, 2004 Thomas J. Watson Research Center 1 Outline
More informationEE410 vs. Advanced CMOS Structures
EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well
More informationBeyond-CMOS Device Benchmarking for Boolean and Non-Boolean Logic Applications
1 Beyond-CMOS Device Benchmarking for Boolean and Non-Boolean Logic Applications Chenyun Pan, Member, IEEE, and Azad Naeemi, Senior Member, IEEE Abstract The latest results of benchmarking research are
More informationLecture 2: CMOS technology. Energy-aware computing
Energy-Aware Computing Lecture 2: CMOS technology Basic components Transistors Two types: NMOS, PMOS Wires (interconnect) Transistors as switches Gate Drain Source NMOS: When G is @ logic 1 (actually over
More informationNEM Relay Design for Compact, Ultra-Low-Power Digital Logic Circuits
NEM Relay Design for Compact, Ultra-Low-Power Digital Logic Circuits T.-J. K. Liu 1, N. Xu 1, I.-R. Chen 1, C. Qian 1, J. Fujiki 2 1 Dept. of Electrical Engineering and Computer Sciences University of
More informationNanoelectronics. Topics
Nanoelectronics Topics Moore s Law Inorganic nanoelectronic devices Resonant tunneling Quantum dots Single electron transistors Motivation for molecular electronics The review article Overview of Nanoelectronic
More informationEmerging Interconnect Technologies for CMOS and beyond-cmos Circuits
Emerging Interconnect Technologies for CMOS and beyond-cmos Circuits Sou-Chi Chang, Rouhollah M. Iraei Vachan Kumar, Ahmet Ceyhan and Azad Naeemi School of Electrical & Computer Engineering Georgia Institute
More informationCMOS Scaling. Two motivations to scale down. Faster transistors, both digital and analog. To pack more functionality per area. Lower the cost!
Two motivations to scale down CMOS Scaling Faster transistors, both digital and analog To pack more functionality per area. Lower the cost! (which makes (some) physical sense) Scale all dimensions and
More informationNovel Bit Adder Using Arithmetic Logic Unit of QCA Technology
Novel Bit Adder Using Arithmetic Logic Unit of QCA Technology Uppoju Shiva Jyothi M.Tech (ES & VLSI Design), Malla Reddy Engineering College For Women, Secunderabad. Abstract: Quantum cellular automata
More informationA Numerical Study of Scaling Issues for Schottky Barrier Carbon Nanotube Transistors
A Numerical Study of Scaling Issues for Schottky Barrier Carbon Nanotube Transistors Jing Guo, Supriyo Datta and Mark Lundstrom School of Electrical and Computer Engineering, Purdue University, West Lafayette,
More informationLecture 6: 2D FET Electrostatics
Lecture 6: 2D FET Electrostatics 2016-02-01 Lecture 6, High Speed Devices 2014 1 Lecture 6: III-V FET DC I - MESFETs Reading Guide: Liu: 323-337 (he mainly focuses on the single heterostructure FET) Jena:
More informationmaterials, devices and systems through manipulation of matter at nanometer scale and exploitation of novel phenomena which arise because of the
Nanotechnology is the creation of USEFUL/FUNCTIONAL materials, devices and systems through manipulation of matter at nanometer scale and exploitation of novel phenomena which arise because of the nanometer
More informationIII-V field-effect transistors for low power digital logic applications
Microelectronic Engineering 84 (2007) 2133 2137 www.elsevier.com/locate/mee III-V field-effect transistors for low power digital logic applications Suman Datta * Components Research, Technology Manufacturing
More informationNANOTECHNOLOGY FOR ELECTRONICS AND SENSORS APPLICATIONS
NANOTECHNOLOGY FOR ELECTRONICS AND SENSORS APPLICATIONS SMALLER FASTER MORE SENSETIVE MORE EFFICIENT NANO CONNECT SCANDINAVIA www.nano-connect.org Chalmers University of Technology DTU Halmstad University
More informationOptical studies of current-induced magnetization
Optical studies of current-induced magnetization Virginia (Gina) Lorenz Department of Physics, University of Illinois at Urbana-Champaign PHYS403, December 5, 2017 The scaling of electronics John Bardeen,
More informationNATO Advanced Research Workshop on Fundamental and Applied NanoElectroMagnetics (FANEM), May 25-27, 2015, Minsk, Belarus.
NATO Advanced Research Workshop on Fundamental and Applied NanoElectroMagnetics (FANEM), May 25-27, 2015, Minsk, Belarus 2D Crystals for Nanoelectronics and Beyond.. Kaustav Banerjee Department of Electrical
More informationDesign and Implementation of Carry Adders Using Adiabatic and Reversible Logic Gates
Design and Implementation of Carry Adders Using Adiabatic and Reversible Logic Gates B.BharathKumar 1, ShaikAsra Tabassum 2 1 Research Scholar, Dept of ECE, Lords Institute of Engineering & Technology,
More informationQuantum and Non-local Transport Models in Crosslight Device Simulators. Copyright 2008 Crosslight Software Inc.
Quantum and Non-local Transport Models in Crosslight Device Simulators Copyright 2008 Crosslight Software Inc. 1 Introduction Quantization effects Content Self-consistent charge-potential profile. Space
More informationCenter for Spintronic Materials, Interfaces, and Novel Architectures. Voltage Controlled Antiferromagnetics and Future Spin Memory
Center for Spintronic Materials, Interfaces, and Novel Architectures Voltage Controlled Antiferromagnetics and Future Spin Memory Maxim Tsoi The University of Texas at Austin Acknowledgments: H. Seinige,
More informationCarbon Nanotube Electronics
Carbon Nanotube Electronics Jeorg Appenzeller, Phaedon Avouris, Vincent Derycke, Stefan Heinz, Richard Martel, Marko Radosavljevic, Jerry Tersoff, Shalom Wind H.-S. Philip Wong hspwong@us.ibm.com IBM T.J.
More informationQuasiadiabatic switching for metal-island quantum-dot cellular automata
JOURNAL OF APPLIED PHYSICS VOLUME 85, NUMBER 5 1 MARCH 1999 Quasiadiabatic switching for metal-island quantum-dot cellular automata Géza Tóth and Craig S. Lent a) Department of Electrical Engineering,
More informationThe Future of CMOS. David Pulfrey. CHRONOLOGY of the FET. Lecture Lilienfeld s patent (BG FET) 1965 Commercialization (Fairchild)
The Future of CMOS David Pulfrey 1 CHRONOLOGY of the FET 1933 Lilienfeld s patent (BG FET) 1965 Commercialization (Fairchild) 1991 The most abundant object made by mankind (C.T. Sah) 2003 The 10 nm FET
More informationReliability Modeling of Nanoelectronic Circuits
Reliability odeling of Nanoelectronic Circuits Jie Han, Erin Taylor, Jianbo Gao and José Fortes Department of Electrical and Computer Engineering, University of Florida Gainesville, Florida 6-600, USA.
More informationScaling of MOS Circuits. 4. International Technology Roadmap for Semiconductors (ITRS) 6. Scaling factors for device parameters
1 Scaling of MOS Circuits CONTENTS 1. What is scaling?. Why scaling? 3. Figure(s) of Merit (FoM) for scaling 4. International Technology Roadmap for Semiconductors (ITRS) 5. Scaling models 6. Scaling factors
More informationTRANSVERSE SPIN TRANSPORT IN GRAPHENE
International Journal of Modern Physics B Vol. 23, Nos. 12 & 13 (2009) 2641 2646 World Scientific Publishing Company TRANSVERSE SPIN TRANSPORT IN GRAPHENE TARIQ M. G. MOHIUDDIN, A. A. ZHUKOV, D. C. ELIAS,
More informationLecture 15: Scaling & Economics
Lecture 15: Scaling & Economics Outline Scaling Transistors Interconnect Future Challenges Economics 2 Moore s Law Recall that Moore s Law has been driving CMOS [Moore65] Corollary: clock speeds have improved
More informationIndium arsenide quantum wire trigate metal oxide semiconductor field effect transistor
JOURNAL OF APPLIED PHYSICS 99, 054503 2006 Indium arsenide quantum wire trigate metal oxide semiconductor field effect transistor M. J. Gilbert a and D. K. Ferry Department of Electrical Engineering and
More informationSEU RADIATION EFFECTS ON GAA-CNTFET BASED DIGITAL LOGIC CIRCUIT
International Journal of Mechanical Engineering and Technology (IJMET) Volume 9, Issue 7, July 2018, pp. 345 353, Article ID: IJMET_09_07_039 Available online at http://www.iaeme.com/ijmet/issues.asp?jtype=ijmet&vtype=9&itype=7
More informationI-V characteristics model for Carbon Nanotube Field Effect Transistors
International Journal of Engineering & Technology IJET-IJENS Vol:14 No:04 33 I-V characteristics model for Carbon Nanotube Field Effect Transistors Rebiha Marki, Chérifa Azizi and Mourad Zaabat. Abstract--
More informationDevice Circuit Co Design of FEFET Based Logic for Low Voltage Processors
Device Circuit Co Design of FEFET Based Logic for Low Voltage Processors Sumitha George, Ahmedullah Aziz, Xueqing Li, Moon Seok Kim, Suman Datta, John Sampson, Sumeet Gupta, Vijaykrishnan Narayanan Pennsylvania
More informationThe Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices
The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices Zhiping Yu and Jinyu Zhang Institute of Microelectronics Tsinghua University, Beijing, China yuzhip@tsinghua.edu.cn
More informationTransistor and Integrated Circuits: History
Course Objective Review and practice fundamental chemical engineering concepts (mass, energy, and momentum transport coupled with heterogeneous and homogeneous reactions and thermodynamics). Apply these
More informationSpintronics. Seminar report SUBMITTED TO: SUBMITTED BY:
A Seminar report On Spintronics Submitted in partial fulfillment of the requirement for the award of degree of Electronics SUBMITTED TO: SUBMITTED BY: www.studymafia.org www.studymafia.org Preface I have
More informationCMOS compatible integrated ferroelectric tunnel junctions (FTJ)
CMOS compatible integrated ferroelectric tunnel junctions (FTJ) Mohammad Abuwasib 1*, Hyungwoo Lee 2, Chang-Beom Eom 2, Alexei Gruverman 3, Jonathan Bird 1 and Uttam Singisetti 1 1 Electrical Engineering,
More informationDesign of Arithmetic Logic Unit (ALU) using Modified QCA Adder
Design of Arithmetic Logic Unit (ALU) using Modified QCA Adder M.S.Navya Deepthi M.Tech (VLSI), Department of ECE, BVC College of Engineering, Rajahmundry. Abstract: Quantum cellular automata (QCA) is
More informationFrom nanophysics research labs to cell phones. Dr. András Halbritter Department of Physics associate professor
From nanophysics research labs to cell phones Dr. András Halbritter Department of Physics associate professor Curriculum Vitae Birth: 1976. High-school graduation: 1994. Master degree: 1999. PhD: 2003.
More informationL ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
More informationGraphene devices and integration: A primer on challenges
Graphene devices and integration: A primer on challenges Archana Venugopal (TI) 8 Nov 2016 Acknowledgments: Luigi Colombo (TI) UT Dallas and UT Austin 1 Outline Where we are Issues o Contact resistance
More informationNanoscale CMOS Design Issues
Nanoscale CMOS Design Issues Jaydeep P. Kulkarni Assistant Professor, ECE Department The University of Texas at Austin jaydeep@austin.utexas.edu Fall, 2017, VLSI-1 Class Transistor I-V Review Agenda Non-ideal
More informationDesign of Optimized Quantum-dot Cellular Automata RS Flip Flops
Int. J. Nanosci. Nanotechnol., Vol. 13, No. 1, March. 2017, pp. 53-58 Design of Optimized Quantum-dot Cellular Automata RS Flip Flops A. Rezaei* 1 Electrical Engineering Department, Kermanshah University
More informationLast Lecture. Power Dissipation CMOS Scaling. EECS 141 S02 Lecture 8
EECS 141 S02 Lecture 8 Power Dissipation CMOS Scaling Last Lecture CMOS Inverter loading Switching Performance Evaluation Design optimization Inverter Sizing 1 Today CMOS Inverter power dissipation» Dynamic»
More informationOMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices
Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 8-18-28 OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices Mathieu Luisier
More informationphys4.20 Page 1 - the ac Josephson effect relates the voltage V across a Junction to the temporal change of the phase difference
Josephson Effect - the Josephson effect describes tunneling of Cooper pairs through a barrier - a Josephson junction is a contact between two superconductors separated from each other by a thin (< 2 nm)
More informationExtending the Era of Moore s Law
14 nm chip X SEM from www.intel.com/content/dam/www/public/us/en/documents/pdf/foundry/mark bohr 2014 idf presentation.pdf Extending the Era of Moore s Law Tsu Jae King Liu Department of Electrical Engineering
More informationInformation processing in nanoscale systems
Information processing in nanoscale systems Mark Rudner Niels Bohr International Academy Image from: www.upscale.utoronto.ca 100 years after Bohr, the basic laws and players are established 1913 2013 Image
More informationWhere Does Power Go in CMOS?
Power Dissipation Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit Path between Supply Rails during Switching Leakage Leaking
More informationDESIGN OF AREA DELAY EFFICIENT BINARY ADDERS IN QUANTUM-DOT CELLULAR AUTOMATA
DESIGN OF AREA DELAY EFFICIENT BINARY ADDERS IN QUANTUM-DOT CELLULAR AUTOMATA 1 Shrinidhi P D, 2 Vijay kumar K 1 M.Tech, VLSI&ES 2 Asst.prof. Department of Electronics and Communication 1,2 KVGCE Sullia,
More informationEE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 8 Power Dissipation in CMOS Gates Power in CMOS gates Dynamic Power Capacitance switching Crowbar
More informationEN2912C: Future Directions in Computing Lecture 08: Overview of Near-Term Emerging Computing Technologies
EN2912C: Future Directions in Computing Lecture 08: Overview of Near-Term Emerging Computing Technologies Prof. Sherief Reda Division of Engineering Brown University Fall 2008 1 Near-term emerging computing
More informationQuantERA Co-funded Call 2017: Scientific Scope
QuantERA Co-funded Call 2017: Scientific Scope Konrad Banaszek Konrad.Banaszek@ncn.gov.pl This project has received funding from the European Union s Horizon 2020 research and innovation programme under
More information