Emerging Research Materials and Processes

Size: px
Start display at page:

Download "Emerging Research Materials and Processes"

Transcription

1 Recipient of the 2005 National Medal of Technology Emerging Research Materials and Processes Center For Hierarchical Manufacturing - National Nanomanufacturing Network: Nanomanufacturing Systems Workshop February 11, 2008 Daniel J.C. Herr, Director Nanomanufacturing Sciences herr@src.org

2 Overview Background and motivation Nanomanufacturing research priorities Overview Selected strategic research opportunities Key messages 2

3 Adding value through functional scaling on CMOS: Dimensional scaling + integration of functional materials Functional Diversification Goals: Sense, Power, Process, Interact, Empower 3 12/2006 ITRS Meeting, Taiwan

4 Rising Cost of Wafer Fabs Vs. GNPs 4

5 Difficult Material Scaling Challenges Line-edge Roughness Long-Range Dimensional Control and Repeatability Pattern Fidelity What Designers See What Inspectors See Resolution: Catalytic Blurring 5

6 Nanomanufacturing Research Priorities Patterning 1.1 Directed Self-Assembly 1.2 Nanoimprint Patterning 1.3 Post NGL Patterning 1.4 Manufacturing for Design 1.5 NGL Extensibility/Limits 1.6 Low-Volume Patterning Environment, Safety, Health 4.1 Water and Energy 4.2 Design for ESH 4.3 Additive/Wasteless Processes 4.4 ESH Impact of New and Nanomaterials for CMOS 4.5 Sustainable Chemical Substitution 4.6 Hierarchical Assessment Nanoengineered/Emerging Materials 2.1 ITRS Identified Emerging Research Materials 2.2 Functional Diversification and Heterogeneous Integration on CMOS 2.3 Low-Temperature Materials and Processes 2.4 Materials by Design 2.5 Deterministic Fabrication Nanocharacterization/Metrology/Modeling 3.1 Limits of Known Characterization Methods 3.2 Nanoscale Defects, Visual, and Non-Visual 3.3 Breakthrough Methods; e.g. In-situ 3D Imaging of Atomic and Nanoscale Materials 3.4 Metrology for MFD and DFM 3.5 Measuring Coupled Nanoscale Phenomena 3.6 Nanoscale Probe-Sample Measurement Uncertainty 6

7 Directed self-assembly: Can it extend nanomanufacturing? 2012 ITRS Emerging Research Material Requirements: Self Assembling Materials Metric Requirements Defects < nm defects cm -2 [Develop a basic understanding of material and process defect related mechanisms; Develop strategies to achieve projected ITRS requirements] Low Frequency LER Gate CD Control Resolution Essential shapes Overlay and registration Mean Throughput Etch and pattern transfer Placement and orientation Multiple Sizes-Pitches/Layer Ease of integration Overall Performance Other ~2.1 nm 3 σ ~1.7 nm 3 σ 11 nm Dense and isolated L/S, circles, hexagonal arrays nm 3 σ 1 W/Min [Via single wafer or batch processing] Satisfy projected ITRS requirements for patterning electronically useful features 20% of the critical dimension 2-3/layer Compatible with CMOS processing Competitive with chemically amplified resist processing ESH impact requirements? Functional diversification applications? Addressed by SRC s Research Team 7

8 Essential Features for Integrated Circuits 8

9 Comparison of Subtractive Versus Bio-assisted Self-Assembly/Patterning EUV Lithographic Patterning [Subtractive Patterning 32 nm] Growth of a Baby [Bio-Assisted Self-Assembly] Assisted Assembly Advantage Bits patterned per second ~ 8.59E+09 bits/s/masking layer 7.53E+17 amino acid equivalents/s ~ 9E+07 Energy required per bit > 1.46E-12 J/bit/masking layer 1.29E-20 J/amino acid equivalent > 1E+8 [4.57 KTLn(2)] Consider leveraging natural processes 9

10 Manufacturing for Design: Technology - Design Interdependencies Global Optimization of: Variability, Performance, Matching, Centering, Reliability, Cost, & Applications Materials Application Specific Materials Sustainability Regular Fabrics Architectures Circle of Innovation Processes Directed Assembly Systems Devices Circuits Design for Manufacturing Manufacturing for Design 10

11 Nanoengineered Materials: Macromolecular Scale Devices are on the ITRS Horizon Atoms per Bit 1.00E E E E E E E E E E+08 Emerging Research Materials Macromolecular Scale Components: Low dimensional nanomaterials Macromolecules Directed self-assembly Complex metal oxides Hetero-structures and interfaces Spin materials Benign and sustainable nanomaterials Macromolecular Scale Devices 1.00E E E E+00 ITRS Revised 2006 from: D. Herr and V. Zhirnov, Computer, IEEE, pp (2001). 11

12 Functional Diversification: Information and Energy Management Distributed intelligent networks of autonomous systems composed at the nano-level with adaptive emergent behaviors; H2 Fuel Cell Powered, Nanotube Composite Aircraft High Altitude Long Endurance Remotely Operated Aircraft 12

13 Thermal and odor (?) via thermal expansion Functional Diversification: Sensing thermal, chemical, mechanical Odor (e.g., sex) via protein gating Vibration and odor via hair arrays and shaftlike mechanical motion 13

14 Tablet PC Functional Diversification: Prototypical Semiconductor Bioelectronics Roadmap 2D arrays of pressure sensors with sub10 μm resolution Sub10μm probe electrodes R e s e a r c h G o a l Bio-FET On-chip integrated energy sources A two-way interface between neurons and transistors Biomimetic material architecure, nanofabrication, and function 2007 Sensing state of individual cell e.g. artificial eye 2xxx Clinical Assistant High-resolution tactile imaging for palpation Implantable microsystems A p p l i c a t i o n 14

15 Low Temperature Processes: Pure Multicomponent Oxides with Peptides as Mineralizing Agents Room-Temperature Fabrication of Complex Ceramics Relative Intensity Degrees 2q No firing with catalyzed growth process! G. Ahmad, M. B. Dickerson, B. C. Church, Y. Cai, S. E. Jones, R. R. Naik, J. S. King, C. J. Summers, N. Kroger, K. H. Sandhage, Adv. Mater., 18, (2006). 15

16 Low Temperature Processes: Packaging - Thermal Behavior of Metal Nano-particles on Substrates Au Ex. Droplet on Demand patterning enables low temperature [130C] Cu sintering and enhanced conductivity. V. Subramanian and J. Bokor What is the ESH impact of 5 nm Cu particles? 16

17 Nanomaterials by Design M. Chen et. al., The Promotional Effect of Gold in Catalysis by Palladium-Gold, Science, 310 [5746], pp (2005). The catalysis rate of ethylene to vinyl acetate is a function of the atomic spacing between Pd atoms in the Pd-Au matrix. What is the correlation between the atomic structure of a surface or catalyst and thin film growth or CNT helicity? 17

18 The Structure-Property Challenge: The Need for a Predictive Material by Design Capability Example. Zinc oxide Why does zinc oxide express different shapes and different physico- chemical properties, with the same zinc oxide composition? Wang et al., Materials Today,

19 Deterministic Fabrication: Goal - Reduce device variability ITRS Trend for the Number of Channel Electrons No. of Channel Electrons ~ D. Herr, with data from the 2005 ITRS S From Shinada et. Al., Enhancing Semiconductor Device Performance Using Ordered Dopant Arrays, Nature, 437 (20) (2005) [Waseda University] D Conductance variability reduced from 63% to 13% by controlling dopant numbers and roughly ordered arrays; Conductance due to implant positional variability within circular implant regions of the ordered array ~ 13%. 19

20 Deterministic fabrication: Continued a)stm image of In nanoclusters on Si(111) at an In coverage of ~0.05 monolayers [Ref.: Li, et. Al., Physical Review Letters, 88, (2002); b)simulation of current flow vs discrete dopant positions [Ref.: David L. Jaeger, Victor V. Zhirnov, Daniel J. C. Herr, SRC Review of Deterministic Doping Project (2003)]. 10nm 10nm 10nm atoms/cm 3 D. Herr, The Potential Impact of Natural Dopant Wavefront (NDW) Roughness On High Frequency Line Edge Roughness Requirements II, Cavin s Corner: SRC (June 2006) and Future Fab (September 2006). 20

21 Key Messages The convergence of today s difficult challenges, emerging market drivers, and recent breakthroughs in materials technology represents a rare opportunity for chemists, chemical engineers, materials scientists, and others to develop breakthrough material and process insertion options; This is a good time for the research and development communities to question some of our basic assumptions. Must the percent variability, with respect to projected application and architecture requirements, increase with functional density? Do emerging materials and processes exist that could enable new and more favorable cost curves for nanoelectronics fabrication? With respect to functional diversification, is it possible to design custom nanomaterials with electronically useful, application specific functionality? However, it remains to be seen whether potential material and process solutions are identified and matured in time to impact key insertion windows. 21

22 Estimates of R&D Pipeline Latency for the Semiconductor Industry: Time Gaps Discovery phase ~20 yrs; Innovation phase ~12 yrs Enabling Background exists Example: Solid State Rectifier Transfer of Knowledge Market production (Established Technology) Entrant Co formed Prototype built (Disruptive Technology) T1~ 20years ~12years Human Carrier Sponsor 1st Customer T2 T3 V. Zhirnov/SRC Solid State Diode T1 26 ( ) T2 7 ( ) T3 6 ( ) Learning Period 13 years Vacuum Tube T1 20 ( ) T2 9 ( ) T3 6 ( ) Learning Period 15 years Transistor T1 25 ( ) T2 6 ( ) T3 5 ( ) Learning period 11years Integrated Circuit T1 17 ( ) T2 3 ( ) T3 5( ) Learning Period 8 years 22

23 Thank you 23

3/10/2013. Lecture #1. How small is Nano? (A movie) What is Nanotechnology? What is Nanoelectronics? What are Emerging Devices?

3/10/2013. Lecture #1. How small is Nano? (A movie) What is Nanotechnology? What is Nanoelectronics? What are Emerging Devices? EECS 498/598: Nanocircuits and Nanoarchitectures Lecture 1: Introduction to Nanotelectronic Devices (Sept. 5) Lectures 2: ITRS Nanoelectronics Road Map (Sept 7) Lecture 3: Nanodevices; Guest Lecture by

More information

materials, devices and systems through manipulation of matter at nanometer scale and exploitation of novel phenomena which arise because of the

materials, devices and systems through manipulation of matter at nanometer scale and exploitation of novel phenomena which arise because of the Nanotechnology is the creation of USEFUL/FUNCTIONAL materials, devices and systems through manipulation of matter at nanometer scale and exploitation of novel phenomena which arise because of the nanometer

More information

There's Plenty of Room at the Bottom

There's Plenty of Room at the Bottom There's Plenty of Room at the Bottom 12/29/1959 Feynman asked why not put the entire Encyclopedia Britannica (24 volumes) on a pin head (requires atomic scale recording). He proposed to use electron microscope

More information

Wafer-scale fabrication of graphene

Wafer-scale fabrication of graphene Wafer-scale fabrication of graphene Sten Vollebregt, MSc Delft University of Technology, Delft Institute of Mircosystems and Nanotechnology Delft University of Technology Challenge the future Delft University

More information

RAJASTHAN TECHNICAL UNIVERSITY, KOTA

RAJASTHAN TECHNICAL UNIVERSITY, KOTA RAJASTHAN TECHNICAL UNIVERSITY, KOTA (Electronics & Communication) Submitted By: LAKSHIKA SOMANI E&C II yr, IV sem. Session: 2007-08 Department of Electronics & Communication Geetanjali Institute of Technical

More information

FLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance

FLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance 1 Seminar Spacer Lithography for Reduced Variability in MOSFET Performance Prof. Tsu-Jae King Liu Electrical Engineering & Computer Sciences Dept. University of California at Berkeley Graduate Student:

More information

Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications

Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications D. Tsoukalas, S. Kolliopoulou, P. Dimitrakis, P. Normand Institute of Microelectronics, NCSR Demokritos, Athens, Greece S. Paul,

More information

Challenges for Materials to Support Emerging Research Devices

Challenges for Materials to Support Emerging Research Devices Challenges for Materials to Support Emerging Research Devices C. Michael Garner*, James Hutchby +, George Bourianoff*, and Victor Zhirnov + *Intel Corporation Santa Clara, CA + Semiconductor Research Corporation

More information

Passionately Innovating With Customers To Create A Connected World

Passionately Innovating With Customers To Create A Connected World Passionately Innovating With Customers To Create A Connected World Multi Die Integration Can Material Suppliers Meet the Challenge? Nov 14, 2012 Jeff Calvert - R&D Director, Advanced Packaging Technologies

More information

Nanomanufacturing Issues

Nanomanufacturing Issues Nanomanufacturing Issues Ehr Ping Huangfu Industrial Technologies Program U.S. Department of Energy 2008 International Conference on Nanotechnology for the Forest Products Industry Nanotechnology from

More information

Single ion implantation for nanoelectronics and the application to biological systems. Iwao Ohdomari Waseda University Tokyo, Japan

Single ion implantation for nanoelectronics and the application to biological systems. Iwao Ohdomari Waseda University Tokyo, Japan Single ion implantation for nanoelectronics and the application to biological systems Iwao Ohdomari Waseda University Tokyo, Japan Contents 1.History of single ion implantation (SII) 2.Novel applications

More information

Manufacture of Nanostructures for Power Electronics Applications

Manufacture of Nanostructures for Power Electronics Applications Manufacture of Nanostructures for Power Electronics Applications Brian Hunt and Jon Lai Etamota Corporation 2672 E. Walnut St. Pasadena, CA 91107 APEC, Palm Springs Feb. 23rd, 2010 1 Background Outline

More information

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). The Final Exam will take place from 12:30PM to 3:30PM on Saturday May 12 in 60 Evans.» All of

More information

1. Introduction : 1.2 New properties:

1. Introduction : 1.2 New properties: Nanodevices In Electronics Rakesh Kasaraneni(PID : 4672248) Department of Electrical Engineering EEL 5425 Introduction to Nanotechnology Florida International University Abstract : This paper describes

More information

Chapter 2 Process Variability. Overview. 2.1 Sources and Types of Variations

Chapter 2 Process Variability. Overview. 2.1 Sources and Types of Variations Chapter 2 Process Variability Overview Parameter variability has always been an issue in integrated circuits. However, comparing with the size of devices, it is relatively increasing with technology evolution,

More information

Nanoelectronics. Topics

Nanoelectronics. Topics Nanoelectronics Topics Moore s Law Inorganic nanoelectronic devices Resonant tunneling Quantum dots Single electron transistors Motivation for molecular electronics The review article Overview of Nanoelectronic

More information

Carbon Nanotubes for Interconnect Applications Franz Kreupl, Andrew P. Graham, Maik Liebau, Georg S. Duesberg, Robert Seidel, Eugen Unger

Carbon Nanotubes for Interconnect Applications Franz Kreupl, Andrew P. Graham, Maik Liebau, Georg S. Duesberg, Robert Seidel, Eugen Unger Carbon Nanotubes for Interconnect Applications Franz Kreupl, Andrew P. Graham, Maik Liebau, Georg S. Duesberg, Robert Seidel, Eugen Unger Infineon Technologies Corporate Research Munich, Germany Outline

More information

Carbon based Nanoscale Electronics

Carbon based Nanoscale Electronics Carbon based Nanoscale Electronics 09 02 200802 2008 ME class Outline driving force for the carbon nanomaterial electronic properties of fullerene exploration of electronic carbon nanotube gold rush of

More information

Nanocarbon Technology for Development of Innovative Devices

Nanocarbon Technology for Development of Innovative Devices Nanocarbon Technology for Development of Innovative Devices Shintaro Sato Daiyu Kondo Shinichi Hirose Junichi Yamaguchi Graphene, a one-atom-thick honeycomb lattice made of carbon, and a carbon nanotube,

More information

Study of Block Copolymer Lithography using SCFT: New Patterns and Methodology

Study of Block Copolymer Lithography using SCFT: New Patterns and Methodology Study of Block Copolymer Lithography using SCFT: New Patterns and Methodology Su-Mi Hur Glenn Fredrickson Complex Fluids Design Consortium Annual Meeting Monday, February 2, 2009 Materials Research Laboratory

More information

EE130: Integrated Circuit Devices

EE130: Integrated Circuit Devices EE130: Integrated Circuit Devices (online at http://webcast.berkeley.edu) Instructor: Prof. Tsu-Jae King (tking@eecs.berkeley.edu) TA s: Marie Eyoum (meyoum@eecs.berkeley.edu) Alvaro Padilla (apadilla@eecs.berkeley.edu)

More information

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems

More information

Nanoimprint Lithography

Nanoimprint Lithography Nanoimprint Lithography Wei Wu Quantum Science Research Advanced Studies HP Labs, Hewlett-Packard Email: wei.wu@hp.com Outline Background Nanoimprint lithography Thermal based UV-based Applications based

More information

EV Group. Engineered Substrates for future compound semiconductor devices

EV Group. Engineered Substrates for future compound semiconductor devices EV Group Engineered Substrates for future compound semiconductor devices Engineered Substrates HB-LED: Engineered growth substrates GaN / GaP layer transfer Mobility enhancement solutions: III-Vs to silicon

More information

Lecture 0: Introduction

Lecture 0: Introduction Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power

More information

Toward Modular Molecular Composite Nanosystems

Toward Modular Molecular Composite Nanosystems Toward Modular Molecular Composite Nanosystems K. Eric Drexler, PhD U.C. Berkeley 26 April 2009 Intended take-away messages: Paths are now open toward complex, self-assembled, heterogenous nanosystems

More information

Carbon Nanotubes in Interconnect Applications

Carbon Nanotubes in Interconnect Applications Carbon Nanotubes in Interconnect Applications Page 1 What are Carbon Nanotubes? What are they good for? Why are we interested in them? - Interconnects of the future? Comparison of electrical properties

More information

Classification of Solids

Classification of Solids Classification of Solids Classification by conductivity, which is related to the band structure: (Filled bands are shown dark; D(E) = Density of states) Class Electron Density Density of States D(E) Examples

More information

2D Materials for Gas Sensing

2D Materials for Gas Sensing 2D Materials for Gas Sensing S. Guo, A. Rani, and M.E. Zaghloul Department of Electrical and Computer Engineering The George Washington University, Washington DC 20052 Outline Background Structures of

More information

Hybrid Wafer Level Bonding for 3D IC

Hybrid Wafer Level Bonding for 3D IC Hybrid Wafer Level Bonding for 3D IC An Equipment Perspective Markus Wimplinger, Corporate Technology Development & IP Director History & Roadmap - BSI CIS Devices???? 2013 2 nd Generation 3D BSI CIS with

More information

MSN551 LITHOGRAPHY II

MSN551 LITHOGRAPHY II MSN551 Introduction to Micro and Nano Fabrication LITHOGRAPHY II E-Beam, Focused Ion Beam and Soft Lithography Why need electron beam lithography? Smaller features are required By electronics industry:

More information

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION doi:.38/nature09979 I. Graphene material growth and transistor fabrication Top-gated graphene RF transistors were fabricated based on chemical vapor deposition (CVD) grown graphene on copper (Cu). Cu foil

More information

CSCI 2570 Introduction to Nanocomputing

CSCI 2570 Introduction to Nanocomputing CSCI 2570 Introduction to Nanocomputing The Emergence of Nanotechnology John E Savage Purpose of the Course The end of Moore s Law is in sight. Researchers are now exploring replacements for standard methods

More information

INTERNATIONAL TECHNOLOGY ROADMAP

INTERNATIONAL TECHNOLOGY ROADMAP INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2.0 2015 EDITION EMERGING RESEARCH MATERIALS THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL

More information

Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling

Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling Victor Moroz *, Munkang Choi *, Geert Van der Plas, Paul Marchal, Kristof Croes, and Eric Beyne * Motivation: Build Reliable 3D IC

More information

Reliability Physics and Engineering: Key to Transformative Research. Aris Christou, MSE and ME Department, University of Maryland;

Reliability Physics and Engineering: Key to Transformative Research. Aris Christou, MSE and ME Department, University of Maryland; Reliability Physics and Engineering: Key to Transformative Research Aris Christou, MSE and ME Department, University of Maryland; christou@umd.edu "Advanced manufacturing is a family of activities that

More information

Paper and Cellulosic Materials as Flexible Substrates for 2D Electronic Materials

Paper and Cellulosic Materials as Flexible Substrates for 2D Electronic Materials Paper and Cellulosic Materials as Flexible Substrates for 2D Electronic Materials Prof. Eric M. Vogel, Prof. M. Shofner, Brian Beatty Materials Science & Engineering Trends in Electronics Internet of things

More information

Graphene devices and integration: A primer on challenges

Graphene devices and integration: A primer on challenges Graphene devices and integration: A primer on challenges Archana Venugopal (TI) 8 Nov 2016 Acknowledgments: Luigi Colombo (TI) UT Dallas and UT Austin 1 Outline Where we are Issues o Contact resistance

More information

Sensors and Metrology. Outline

Sensors and Metrology. Outline Sensors and Metrology A Survey 1 Outline General Issues & the SIA Roadmap Post-Process Sensing (SEM/AFM, placement) In-Process (or potential in-process) Sensors temperature (pyrometry, thermocouples, acoustic

More information

Neuromorphic computing with Memristive devices. NCM group

Neuromorphic computing with Memristive devices. NCM group Neuromorphic computing with Memristive devices NCM group Why neuromorphic? New needs for computing Recognition, Mining, Synthesis (Intel) Increase of Fault (nanoscale engineering) SEMICONDUCTOR TECHNOLOGY

More information

Chip-Scale Mass Spectrometers for Portable Gas Analyzers Luis Fernando Velásquez-García. A. I. Akinwande, K. Cheung, and L.-Y Chen.

Chip-Scale Mass Spectrometers for Portable Gas Analyzers Luis Fernando Velásquez-García. A. I. Akinwande, K. Cheung, and L.-Y Chen. Chip-Scale Mass Spectrometers for Portable Gas Analyzers Luis Fernando Velásquez-García. A. I. Akinwande, K. Cheung, and L.-Y Chen. Microsystems Technology Laboratories (MTL) lfvelasq@mit.edu November

More information

Three Approaches for Nanopatterning

Three Approaches for Nanopatterning Three Approaches for Nanopatterning Lithography allows the design of arbitrary pattern geometry but maybe high cost and low throughput Self-Assembly offers high throughput and low cost but limited selections

More information

Technologies VII. Alternative Lithographic PROCEEDINGS OF SPIE. Douglas J. Resnick Christopher Bencher. Sponsored by. Cosponsored by.

Technologies VII. Alternative Lithographic PROCEEDINGS OF SPIE. Douglas J. Resnick Christopher Bencher. Sponsored by. Cosponsored by. PROCEEDINGS OF SPIE Alternative Lithographic Technologies VII Douglas J. Resnick Christopher Bencher Editors 23-26 February 2015 San Jose, California, United States Sponsored by SPIE Cosponsored by DNS

More information

Carbon Nanotube Electronics

Carbon Nanotube Electronics Carbon Nanotube Electronics Jeorg Appenzeller, Phaedon Avouris, Vincent Derycke, Stefan Heinz, Richard Martel, Marko Radosavljevic, Jerry Tersoff, Shalom Wind H.-S. Philip Wong hspwong@us.ibm.com IBM T.J.

More information

SEMATECH Knowledge Series 2010

SEMATECH Knowledge Series 2010 SEMATECH Knowledge Series 2010 Summary of the SEMATECH Workshop on Directed Self Assembly Lloyd Litt SEMATECH/GF Bill Hinsberg - IBM 20 October 2010 Kobe, Japan Copyright 2010 Advanced Materials Research

More information

NANO-CMOS DESIGN FOR MANUFACTURABILILTY

NANO-CMOS DESIGN FOR MANUFACTURABILILTY NANO-CMOS DESIGN FOR MANUFACTURABILILTY Robust Circuit and Physical Design for Sub-65nm Technology Nodes Ban Wong Franz Zach Victor Moroz An u rag Mittal Greg Starr Andrew Kahng WILEY A JOHN WILEY & SONS,

More information

Reduction of Self-heating effect in LDMOS devices

Reduction of Self-heating effect in LDMOS devices Reduction of Self-heating effect in LDMOS devices T.K.Maiti * and C. K. Maiti ** Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur-721302, India

More information

Nanomaterials for breakthrough innovations

Nanomaterials for breakthrough innovations Nanomaterials for breakthrough innovations G. Fiori Dipartimento di Ingegneria dell Informazione, University of Pisa Via Caruso 16, 56122, Pisa, Italy. gfiori@mercurio.iet.unipi.it http://gianlucafiori.org

More information

Supporting Information

Supporting Information Supporting Information Monolithically Integrated Flexible Black Phosphorus Complementary Inverter Circuits Yuanda Liu, and Kah-Wee Ang* Department of Electrical and Computer Engineering National University

More information

CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM

CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM U.S. -KOREA Forums on Nanotechnology 1 CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM February 17 th 2005 Eung-Sug Lee,Jun-Ho Jeong Korea Institute of Machinery & Materials U.S. -KOREA Forums

More information

Chapter 12: Electrical Properties. RA l

Chapter 12: Electrical Properties. RA l Charge carriers and conduction: Chapter 12: Electrical Properties Charge carriers include all species capable of transporting electrical charge, including electrons, ions, and electron holes. The latter

More information

Nanolithography Techniques

Nanolithography Techniques Nanolithography Techniques MSE 505 / MSNT 505 P. Coane Outline What Is Nanotechnology? The Motivation For Going Small Nanofabrication Technologies Basic Techniques Nano Lithography NANOTECHNOLOGY Nanotechnology

More information

Nano-mechatronics. Presented by: György BudaváriSzabó (X0LY4M)

Nano-mechatronics. Presented by: György BudaváriSzabó (X0LY4M) Nano-mechatronics Presented by: György BudaváriSzabó (X0LY4M) Nano-mechatronics Nano-mechatronics is currently used in broader spectra, ranging from basic applications in robotics, actuators, sensors,

More information

INTERNATIONAL TECHNOLOGY ROADMAP SEMICONDUCTORS 2001 EDITION METROLOGY FOR

INTERNATIONAL TECHNOLOGY ROADMAP SEMICONDUCTORS 2001 EDITION METROLOGY FOR INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2001 EDITION METROLOGY TABLE OF CONTENTS Scope... 1 Infrastructure Needs... 2 Difficult Challenges... 2 Technology Requirements... 4 Measurements for

More information

The National Nanotechnology Initiative

The National Nanotechnology Initiative The National Nanotechnology Initiative and Nano-scale Length Metrology T.V. Vorburger (tvtv@nist.gov), Precision Engineering Division R.G. Dixson, J. Fu, N.G. Orji, M.W. Cresswell, R.A. Allen, W.F. Guthrie,

More information

CMOS Scaling. Two motivations to scale down. Faster transistors, both digital and analog. To pack more functionality per area. Lower the cost!

CMOS Scaling. Two motivations to scale down. Faster transistors, both digital and analog. To pack more functionality per area. Lower the cost! Two motivations to scale down CMOS Scaling Faster transistors, both digital and analog To pack more functionality per area. Lower the cost! (which makes (some) physical sense) Scale all dimensions and

More information

Metrology is not a cost factor, but a profit center

Metrology is not a cost factor, but a profit center Edition February 2018 Semiconductor technology & processing Metrology is not a cost factor, but a profit center In recent years, remarkable progress has been made in the field of metrology, which is crucial

More information

Thin Wafer Handling Challenges and Emerging Solutions

Thin Wafer Handling Challenges and Emerging Solutions 1 Thin Wafer Handling Challenges and Emerging Solutions Dr. Shari Farrens, Mr. Pete Bisson, Mr. Sumant Sood and Mr. James Hermanowski SUSS MicroTec, 228 Suss Drive, Waterbury Center, VT 05655, USA 2 Thin

More information

MOS Transistor Properties Review

MOS Transistor Properties Review MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO

More information

Solar Energy Conversion using Micro Thermoelectric Generator Pheba Cherian, L. Balakumar, S. Joyal Isac

Solar Energy Conversion using Micro Thermoelectric Generator Pheba Cherian, L. Balakumar, S. Joyal Isac Solar Energy Conversion using Micro Thermoelectric Generator Pheba Cherian, L. Balakumar, S. Joyal Isac Abstract This work presents the design, simulation of Micro Thermoelectric Generator (micro TEG)

More information

Nano-Attach Project. Hope Chik, Motorola Celestica-iNEMI Technology Forum May 15, 2007

Nano-Attach Project. Hope Chik, Motorola Celestica-iNEMI Technology Forum May 15, 2007 Nano-Attach Project Hope Chik, Motorola Celestica-iNEMI Technology Forum May 15, 2007 Outline Motivation Nanotechnology Advantages Approaches Biomimetic Nano-Velcro inemi Nano-Attach Project 1 Motivation

More information

NANOTECHNOLOGY FOR ELECTRONICS AND SENSORS APPLICATIONS

NANOTECHNOLOGY FOR ELECTRONICS AND SENSORS APPLICATIONS NANOTECHNOLOGY FOR ELECTRONICS AND SENSORS APPLICATIONS SMALLER FASTER MORE SENSETIVE MORE EFFICIENT NANO CONNECT SCANDINAVIA www.nano-connect.org Chalmers University of Technology DTU Halmstad University

More information

Introduction to Nanotechnology Chapter 5 Carbon Nanostructures Lecture 1

Introduction to Nanotechnology Chapter 5 Carbon Nanostructures Lecture 1 Introduction to Nanotechnology Chapter 5 Carbon Nanostructures Lecture 1 ChiiDong Chen Institute of Physics, Academia Sinica chiidong@phys.sinica.edu.tw 02 27896766 Section 5.2.1 Nature of the Carbon Bond

More information

Device 3D. 3D Device Simulator. Nano Scale Devices. Fin FET

Device 3D. 3D Device Simulator. Nano Scale Devices. Fin FET Device 3D 3D Device Simulator Device 3D is a physics based 3D device simulator for any device type and includes material properties for the commonly used semiconductor materials in use today. The physical

More information

What are Carbon Nanotubes? What are they good for? Why are we interested in them?

What are Carbon Nanotubes? What are they good for? Why are we interested in them? Growth and Properties of Multiwalled Carbon Nanotubes What are Carbon Nanotubes? What are they good for? Why are we interested in them? - Interconnects of the future? - our vision Where do we stand - our

More information

Carbon Nanotube Thin-Films & Nanoparticle Assembly

Carbon Nanotube Thin-Films & Nanoparticle Assembly Nanodevices using Nanomaterials : Carbon Nanotube Thin-Films & Nanoparticle Assembly Seung-Beck Lee Division of Electronics and Computer Engineering & Department of Nanotechnology, Hanyang University,

More information

Title Single Row Nano-Tribological Printing: A novel additive manufacturing method for nanostructures

Title Single Row Nano-Tribological Printing: A novel additive manufacturing method for nanostructures Nano-Tribological Printing: A novel additive manufacturing method for nanostructures H.S. Khare, N.N. Gosvami, I. Lahouij, R.W. Carpick hkhare@seas.upenn.edu carpick@seas.upenn.edu carpick.seas.upenn.edu

More information

TECHNOLOGY ROADMAP METROLOGY 2013 EDITION FOR THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY

TECHNOLOGY ROADMAP METROLOGY 2013 EDITION FOR THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2013 EDITION METROLOGY THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS PERTAINING

More information

There s plenty of room at the bottom! - R.P. Feynman, Nanostructure: a piece of material with at least one dimension less than 100 nm in extent.

There s plenty of room at the bottom! - R.P. Feynman, Nanostructure: a piece of material with at least one dimension less than 100 nm in extent. Nanostructures and Nanotechnology There s plenty of room at the bottom! - R.P. Feynman, 1959 Materials behave differently when structured at the nm scale than they do in bulk. Technologies now exist that

More information

CS 152 Computer Architecture and Engineering

CS 152 Computer Architecture and Engineering CS 152 Computer Architecture and Engineering Lecture 12 VLSI II 2005-2-24 John Lazzaro (www.cs.berkeley.edu/~lazzaro) TAs: Ted Hong and David Marquardt www-inst.eecs.berkeley.edu/~cs152/ Last Time: Device

More information

Emerging Research Devices: A Study of CNTFET and SET as a replacement for SiMOSFET

Emerging Research Devices: A Study of CNTFET and SET as a replacement for SiMOSFET 1 Emerging Research Devices: A Study of CNTFET and SET as a replacement for SiMOSFET Mahmoud Lababidi, Krishna Natarajan, Guangyu Sun Abstract Since the development of the Silicon MOSFET, it has been the

More information

ESH Benign Processes for he Integration of Quantum Dots (QDs)

ESH Benign Processes for he Integration of Quantum Dots (QDs) ESH Benign Processes for he Integration of Quantum Dots (QDs) PIs: Karen K. Gleason, Department of Chemical Engineering, MIT Graduate Students: Chia-Hua Lee: PhD Candidate, Department of Material Science

More information

Impact of parametric mismatch and fluctuations on performance and yield of deep-submicron CMOS technologies. Philips Research, The Netherlands

Impact of parametric mismatch and fluctuations on performance and yield of deep-submicron CMOS technologies. Philips Research, The Netherlands Impact of parametric mismatch and fluctuations on performance and yield of deep-submicron CMOS technologies Hans Tuinhout, The Netherlands motivation: from deep submicron digital ULSI parametric spread

More information

Current and Emergent Developments

Current and Emergent Developments Self Assembly and Biologically Inspired Processes in Applied Nanotechnology: Current and Emergent Developments Charles Ostman VP, Electronics & Photonics Forum chair NanoSig Senior Consultant Silicon Valley

More information

IEC TC 113 Nanotechnology for electrical and electronic products and systems

IEC TC 113 Nanotechnology for electrical and electronic products and systems IEC TC 113 Nanotechnology for electrical and electronic products and systems Mike Leibowitz TC 113 USNC TAG Secretary mike.leibowitz@nema.org February 28, 2017 ANSI NSP Arlington, VA - Background - Liaisons

More information

A HYDROGEN SENSITIVE Pd/GaN SCHOTTKY DIODE SENSOR

A HYDROGEN SENSITIVE Pd/GaN SCHOTTKY DIODE SENSOR Journal of Physical Science, Vol. 17(2), 161 167, 2006 161 A HYDROGEN SENSITIVE Pd/GaN SCHOTTKY DIODE SENSOR A.Y. Hudeish 1,2* and A. Abdul Aziz 1 1 School of Physics, Universiti Sains Malaysia, 11800

More information

Planar Organic Photovoltaic Device. Saiful I. Khondaker

Planar Organic Photovoltaic Device. Saiful I. Khondaker Planar Organic Photovoltaic Device Saiful I. Khondaker Nanoscience Technology Center and Department of Physics University of Central Florida http://www.physics.ucf.edu/~khondaker W Metal 1 L ch Metal 2

More information

Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently,

Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently, Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently, suggesting that the results is reproducible. Supplementary Figure

More information

Seminars in Nanosystems - I

Seminars in Nanosystems - I Seminars in Nanosystems - I Winter Semester 2011/2012 Dr. Emanuela Margapoti Emanuela.Margapoti@wsi.tum.de Dr. Gregor Koblmüller Gregor.Koblmueller@wsi.tum.de Seminar Room at ZNN 1 floor Topics of the

More information

Ultralow-Power Reconfigurable Computing with Complementary Nano-Electromechanical Carbon Nanotube Switches

Ultralow-Power Reconfigurable Computing with Complementary Nano-Electromechanical Carbon Nanotube Switches Ultralow-Power Reconfigurable Computing with Complementary Nano-Electromechanical Carbon Nanotube Switches Presenter: Tulika Mitra Swarup Bhunia, Massood Tabib-Azar, and Daniel Saab Electrical Eng. And

More information

Modeling and Performance analysis of Metallic CNT Interconnects for VLSI Applications

Modeling and Performance analysis of Metallic CNT Interconnects for VLSI Applications IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834, p- ISSN: 2278-8735. Volume 4, Issue 6 (Jan. - Feb. 2013), PP 32-36 Modeling and Performance analysis of Metallic

More information

UHF-ECR Plasma Etching System for Dielectric Films of Next-generation Semiconductor Devices

UHF-ECR Plasma Etching System for Dielectric Films of Next-generation Semiconductor Devices UHF-ECR Plasma Etching System for Dielectric Films of Next-generation Semiconductor Devices 1 UHF-ECR Plasma Etching System for Dielectric Films of Next-generation Semiconductor Devices Katsuya Watanabe

More information

Nanoparticle Memories: CMOS, Organic and Hybrid approaches

Nanoparticle Memories: CMOS, Organic and Hybrid approaches Nanoparticle Memories: CMOS, Organic and Hybrid approaches Panagiotis Dimitrakis, Ph.D IMEL/NCSR Demokritos Winter School on Nanoelectronic and Nanophotonics Bilkent University Ankara, Turkey 19-25 January

More information

Make sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference

Make sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Spring 2006 EE143 Midterm Exam #1 Family Name First name SID Signature Make sure the exam paper

More information

EN2912C: Future Directions in Computing Lecture 08: Overview of Near-Term Emerging Computing Technologies

EN2912C: Future Directions in Computing Lecture 08: Overview of Near-Term Emerging Computing Technologies EN2912C: Future Directions in Computing Lecture 08: Overview of Near-Term Emerging Computing Technologies Prof. Sherief Reda Division of Engineering Brown University Fall 2008 1 Near-term emerging computing

More information

3-month progress Report

3-month progress Report 3-month progress Report Graphene Devices and Circuits Supervisor Dr. P.A Childs Table of Content Abstract... 1 1. Introduction... 1 1.1 Graphene gold rush... 1 1.2 Properties of graphene... 3 1.3 Semiconductor

More information

are microscopically large but macroscopically small contacts which may be connected to a battery to provide the bias voltage across the junction.

are microscopically large but macroscopically small contacts which may be connected to a battery to provide the bias voltage across the junction. At present, we observe a long-lasting process of miniaturization of electronic devices. The ultimate limit for the miniaturization of electronic components is set by the atomic scale. However, in the case

More information

Wet Clean Challenges for Various Applications

Wet Clean Challenges for Various Applications Wet Clean Challenges for Various Applications Business of Cleans Conference 2018 Stephen Olson, Martin Rodgers, Satyavolu Papa Rao, Chris Borst solson@sunypoly.edu Outline SUNY Poly Introduction Background

More information

Feature-level Compensation & Control. Process Integration September 15, A UC Discovery Project

Feature-level Compensation & Control. Process Integration September 15, A UC Discovery Project Feature-level Compensation & Control Process Integration September 15, 2005 A UC Discovery Project Current Milestones Si/Ge-on-insulator and Strained Si-on-insulator Substrate Engineering (M28 YII.13)

More information

Nanotechnology 5 th lecture

Nanotechnology 5 th lecture Nanotechnology 5 th lecture (c) http://www.nccr-nano.org/nccr_data/ gallery/gallery_01/gallery_01_03/pics_06/ internet/nanotube_spiral.jpg Plan for today: http://www.nccr-nano.org/nccr_data/gallery/ gallery_01/gallery_01_03/pics_04/internet/

More information

Semiconductor Memories

Semiconductor Memories Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian

More information

Outlook. U.S. Army Research Office. 18 May 2017

Outlook. U.S. Army Research Office. 18 May 2017 UNCLASSIFIED Outlook U.S. Army Research Office 18 May 2017 Dr. David M. Stepp Director, Engineering Sciences Division Chief, Materials Science U.S. Army Research Office david.m.stepp.civ@mail.mil 919-549-4329

More information

ORION NanoFab: An Overview of Applications. White Paper

ORION NanoFab: An Overview of Applications. White Paper ORION NanoFab: An Overview of Applications White Paper ORION NanoFab: An Overview of Applications Author: Dr. Bipin Singh Carl Zeiss NTS, LLC, USA Date: September 2012 Introduction With the advancement

More information

Overview. Carbon in all its forms. Background & Discovery Fabrication. Important properties. Summary & References. Overview of current research

Overview. Carbon in all its forms. Background & Discovery Fabrication. Important properties. Summary & References. Overview of current research Graphene Prepared for Solid State Physics II Pr Dagotto Spring 2009 Laurene Tetard 03/23/09 Overview Carbon in all its forms Background & Discovery Fabrication Important properties Overview of current

More information

Design and Fabrication of Microheaters for Localized Carbon Nanotube Growth

Design and Fabrication of Microheaters for Localized Carbon Nanotube Growth Design and Fabrication of Microheaters for Localized Carbon Nanotube Growth Y. Zhou 1, J. Johnson 1, L. Wu 1, S. Maley 2, A. Ural 1, and H. Xie 1 1 Department of Electrical and Computer Engineering, University

More information

Supporting Online Material for

Supporting Online Material for www.sciencemag.org/cgi/content/full/327/5966/662/dc Supporting Online Material for 00-GHz Transistors from Wafer-Scale Epitaxial Graphene Y.-M. Lin,* C. Dimitrakopoulos, K. A. Jenkins, D. B. Farmer, H.-Y.

More information

2D MBE Activities in Sheffield. I. Farrer, J. Heffernan Electronic and Electrical Engineering The University of Sheffield

2D MBE Activities in Sheffield. I. Farrer, J. Heffernan Electronic and Electrical Engineering The University of Sheffield 2D MBE Activities in Sheffield I. Farrer, J. Heffernan Electronic and Electrical Engineering The University of Sheffield Outline Motivation Van der Waals crystals The Transition Metal Di-Chalcogenides

More information

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification

More information

Scaling up Chemical Vapor Deposition Graphene to 300 mm Si substrates

Scaling up Chemical Vapor Deposition Graphene to 300 mm Si substrates Scaling up Chemical Vapor Deposition Graphene to 300 mm Si substrates Co- Authors Aixtron Alex Jouvray Simon Buttress Gavin Dodge Ken Teo The work shown here has received partial funding from the European

More information

Introduction to / Status of Directed Self- Assembly

Introduction to / Status of Directed Self- Assembly Introduction to / Status of Directed Self- Assembly DSA Workshop, Kobe Japan, October 2010 Bill Hinsberg IBM Almaden Research Center San Jose CA 95120 hnsbrg@almaden.ibm.com 2010 IBM Corporation from Bringing

More information