Multilayer Wiring Technology with Grinding Planarization of Dielectric Layer and Via Posts
|
|
- Beverly Turner
- 5 years ago
- Views:
Transcription
1 Tani et al.: Multilayer Wiring Technology with Grinding Planarization (1/6) [Technical Paper] Multilayer Wiring Technology with Grinding Planarization of Dielectric Layer and Via Posts Motoaki Tani, Kanae Nakagawa, and Masataka Mizukoshi Device & Materials Laboratories, Fujitsu Laboratories Ltd., 10-1, Morinosato-Wakamiya, Atsugi City, Kanagawa , Japan (Received June 29, 2010; accepted September 2, 2010) Abstract We have developed a novel fine-pitch multilayer wiring technology for wafer level packages using mechanical grinding. In this process, a dielectric film containing a rubber filler was first laminated and then cured over electroplated Cu posts. Second, the dielectric layer was subjected to mechanical grinding in order to expose the Cu posts. Finally, a Cu layer was deposited on the dielectric layer using electroless plating. Here, in order to improve the adhesion between the dielectric layer and the Cu layer, the dielectric layer was exposed to oxygen plasma and then chemically treated with a coupling agent. From this study, we found that the rubber filler enhances the adhesion strength between the dielectric layer and Cu wirings. Also, we successfully fabricated fine-pitch wirings with line/space of 5 μm/5 μm with the new process using the new dielectric film. Keywords: Grinding, Via Posts, Multilayer Wiring, Dielectric Surface, Coupling Agent 1. Introduction Currently, high-density packaging technologies are being investigated as part of an effort to develop highperformance devices with new and enhanced functionalities for the ubiquitous communication society of the future by not only downsizing the size of features but also by reducing their costs. Among contemporary packages, chip-size packages (CSPs) are considered a promising class of packages because of their small size, which is comparable to present day LSIs. Recently, with the progress achieved in the development of low-cost, fine-pitch wiring technology, the configuration of CSPs is gradually changing from packages in which an individual chip is mounted on a resin interposer to wafer level CSPs (WL-CSPs). In WL-CSP production, individual packages are made using a dicing process following the packaging and inspection processes. Therefore, WL-CSPs are considered small-size, low-cost packages in the semiconductor industry. Currently, extensive R&D work is being conducted on WL- CSPs to achieve ultra-high-performance semiconductor devices.[1 4] Generally, Cu/polyimide multilayer wirings are used for the redistributed wirings of WL-CSPs. Here, in order to make via-holes, expensive photosensitive polymers are used for the dielectric layer, and also, a dry-vacuum sputtering process is used to deposit the seed layer of the wirings. Therefore, there is a great need to develop a highthroughput, low-cost process to facilitate the widespread use of WL-CSPs. In this regard, several low-cost methods have been reported integrating bare chips through the build-up process and using epoxy dielectric films together with a wet process for direct metal plating.[5, 6] However, these methods have some shortcomings, which include chip damage from laser ablation during via-hole formation and high surface roughness due to the desmear treatment, which is considered to be a major obstacle to fine-pitch wire formation. This paper describes a novel fine-pitch wiring technology for WL-CSP fabrication that uses an epoxy dielectric film instead of a photosensitive polyimide, and all-wet processes for electroless plating and electroplating. Moreover, we introduce a via post method without laser abrasion which allows chip damage to be avoided. Using this process, we developed a new multi-layer wiring technology using simultaneous grinding planarization of the dielectric layer and via posts. We also investigated how the coupling agent would enhance the adhesion between the smooth dielectric surface and the Cu wiring. 1
2 Transactions of The Japan Institute of Electronics Packaging Vol. 3, No. 1, 2010 Fig. 1 Multi-layer wiring process using grinding planarization. 2. Experiments 2.1 Multilayer wiring process Figure 1 shows an outline of the multilayer wiring process using grinding planarization. After the lower dielectric layer was formed on a silicon wafer, the lower electrodes and via posts were formed on the dielectric layer using Cu electroplating. Next, an epoxy dielectric film was laminated over the via posts. After curing at 180 C for 1 hour, the dielectric layer was subjected to mechanical grinding in order to expose the Cu posts. Finally, the surface of the dielectric layer was chemically modified by treatment with oxygen plasma and a coupling agent. The wiring process on the dielectric layer includes (1) seed layer electroless plating, (2) photo resist patterning, (3) Cu electroplating, (4) photo resist removal, and (5) seed layer etching. 2.2 Grinding technology Figure 2 shows the schematic of the grinding planarization process for the via posts embedded in the dielectric layer. Although this process is generally used for silicon wafer thinning, for the first time ever, we utilized this method for grinding planarization of the dielectric layer with via posts. The grinding procedure involves (1) the formation of via posts on the wafer, (2) the lamination of the epoxy dielectric film over the posts and curing, (3) the attachment of the wafer to the chuck table, and (4) the simultaneous grinding of the via posts and dielectric layer. We used a vertical surface grinding machine manufactured by Nachi Fujikoshi Corporation, and a vitrified bonded diamond grinding wheel manufactured by A.L.M.T. Corporation. Fig. 2 Schematic of grinding planarization. 2.3 Adhesion improvement We introduced a novel technology for improving the adhesion between the dielectric layer and the Cu wirings. Here, the epoxy dielectric surface was exposed to oxygen plasma to generate hydroxyl functional groups. Next, the dielectric surface was treated with a silane coupling agent that has two chemical functionalities: namely, to form chemical bonds with the surface OH groups of the dielectric layer, and to form coordination bonds with the Pd atoms of the electroless Cu plating as the seed layer. Then, electroless Cu plating was done. The condition for the oxygen plasma exposure was 300 W for 5 minutes. In our previous work, we have reported on a new dielectric material containing a rubber filler to obtain a high concentration of hydroxyl groups through oxygen plasma exposure.[7, 8] In the present study, we selected the mercapto group as the functional group of the coupling agent, γ-mercaptopropyltrimethoxysilane. After the oxygen plasma exposure, the dielectric surface was treated with 1 5 wt% 2
3 Tani et al.: Multilayer Wiring Technology with Grinding Planarization (3/6) of the coupling agent in a solution, and then heated to 120 C for 30 minutes to dehydrate. Figure 3 illustrates the concept of the adhesion improvement, and Figure 4 illustrates the wire formation process flow. 2.4 Observation of surface morphology and measurement of surface roughness The surface morphology of the dielectric layer was observed using a FE-SEM (JEOL JSM-6320F, Japan). The surface roughness was measured using DECTAK from Sloan Technology and AFM from Digital Instruments. 2.5 Measurement of peel strength After the electroless Cu plating, Cu electroplating was done to get a 30 μm thick Cu layer on the dielectric layer. Next, the Cu layer was heated to 180 C for 1 hour. Then, in the test specimen, a series of 1 cm wide cuts were made through the Cu layer. The peel strength was measured with a peel strength tester equipped with a digital force gauge. 3. Results and Discussion 3.1 Surface morphologies of the dielectric layer before and after grinding Figure 5 shows the FE-SEM images of the surface morphologies of the dielectric layer before and after grinding planarization. Before grinding, although the surface roughness is found to be at micrometer order depending on the rubber filler content, overall, it is considered smooth. On the contrary, after grinding, a few microscopic cavities are visible on the dielectric surface. However, because both the rubber filler and the epoxy dielectric film are ground at the same rate, a smooth dielectric surface can be obtained. 3.2 Surface morphologies of the dielectric layer with via posts after grinding Figure 6 shows a surface view of the dielectric surface with Cu via posts after planarization. 20 μm 20 μm square via posts with a post pitch of 40 μm are used in this study. From the observation of the surface after planarization, grinding marks are observed on the via posts. However, the surface morphology of the dielectric layer is the same as that in Figure 5. Moreover, no grinding residue is observed on the dielectric layer in the FE-SEM image of the surface view. 3.3 Surface morphologies of the dielectric layer after exposure to oxygen plasma Figure 7 compares the FE-SEM images of the surface morphologies of the dielectric layer containing the rubber filler after exposure to oxygen plasma and a conventional build-up dielectric layer after desmear treatment. The dielectric layer containing the rubber filler exhibits a smooth surface roughness (Rz) of about 0.5 μm. This roughness may be attributed to the different etching rates between the base epoxy resin and the rubber filler. On the other hand, the surface roughness of the conventional build-up dielectric layer with silica filler is found to be Fig. 3 Concept of adhesion improvement. Fig. 5 Surface morphologies of dielectric layer before and after grinding planarization. Fig. 4 Wire formation process flow. Fig. 6 Surface view of the dielectric surface with via posts after planarization. 3
4 Transactions of The Japan Institute of Electronics Packaging Vol. 3, No. 1, 2010 (a) After O2 plasma exposure of newly developed dielectric layer. (a) Before O 2 plasma exposure (b) After desmear treatment of conventional build-up dielectric layer. Fig. 7 Surface morphologies of dielectric layers. larger than 5 μm. 3.4 Generation of hydroxyl function after exposure to oxygen plasma The chemical binding energy of the oxygen at the dielectric surface containing the rubber filler was estimated using XPS. From the XPS narrow spectra of the dielectric surface as shown in Figure 8, it is confirmed that oxygen plasma exposure can generate hydroxyl groups on the surface. 3.5 Chemical bonding between the coupling agent and Pd catalyst In this study, the chemical bonding between the coupling agent and Pd catalyst of electroless Cu plating on the dielectric surface was investigated after the treatment with the coupling agent. Figure 9 shows XPS narrow spectra of S2p and Pd3d of the dielectric surface after Pd catalyst deposition. The S2p spectrum, which arises from the S- atoms of the coupling agent, exhibits peaks for S-C bonds and S-metal bonds. As no other metal is detected except for Pd, we believe that the S-metal peak is for Pd-S bonds. Also, Pd-S bonds are confirmed in the Pd3d spectrum. From this result, we can conclude that the Pd atoms bind to the S atoms of the coupling agent. 3.6 Relationship between the coupling agent concentration and the peel strength Figure 10 illustrates the effect of the coupling agent concentration on the peel strength when the oxygen plasma exposure time is 5 minutes. When the concentration is 2 wt%, the highest peel strength, which exceeds 8 N/cm, (b) After O 2 plasma exposure Fig. 8 XPS narrow spectra of O1s of dielectric surface. is obtained. We believe that if the coupling agent concentration is too low, the concentration of the surface modified mercapto groups would not be sufficient to establish strong adhesion. On the other hand, if the coupling agent concentration is too high, the coupling agent itself reacts, thereby interfering with the reaction between the mercapto groups and the Pd catalyst. Moreover, it can be concluded that we have achieved stronger peel strength in the new process because of the formation of chemical bonds between the Pd atoms and the S atoms of the silane coupling agent, as shown in Figure Fabrication of via-chain and fine-pitch wirings A test circuit pattern was successfully fabricated by grinding planarization of the dielectric layer containing the rubber filler and via posts formed by electroless plating and electroplating on a silicon substrate. 20 μm 20 μm square vias with a via pitch of 40 μm were fabricated in the test specimen. Figure 11 presents a cross-sectional view of a typical via-chain. We find that there is no damage to the silicon substrate and lower electrodes. Figure 12 and Figure 13 show the surface view and cross-sectional view 4
5 Tani et al.: Multilayer Wiring Technology with Grinding Planarization (5/6) (a) S2p Fig. 12 Surface view of fine-pitch wirings. Fig. 13 Cross-sectional view of fine-pitch wirings. (b) Pd3d XPS narrow spectra of S2p and Pd3d of dielectric sur- Fig. 9 face. of a 10 μm-pitch wire (line/space = 5 μm/5 μm) pattern, respectively. We confirm strong adhesion between the Cu wirings and the dielectric film with a smooth surface roughness of about 0.5 μm. Fig. 10 strength. Effect of coupling agent concentration on peel 4. Conclusion We developed a novel fine-pitch multilayer wiring technology by via formation using grinding planarization of the via posts embedded the dielectric layer as a promising process for future low-cost WL-CSP manufacturing. Although some grinding marks were visible after the grinding planarization step, no grinding residue was observed on the dielectric layer in the FE-SEM image of the surface view. The dielectric layer containing the rubber filler generated hydroxyl groups at its surface upon exposure to oxygen plasma, and through these hydroxyl groups, the coupling agent was fixed to the dielectric layer. As the mercapto groups of the coupling agent react with the Pd catalyst from the electroless Cu plating, a high peel strength, exceeding 8 N/cm, was achieved. Through this process, a high-density multilayer circuit with fine square vias of 20 μm 20 μm at a pitch of 40 μm and fine-pitch wirings with line/space of 5 μm/5 μm was fabricated. Fig. 11 Cross-sectional view of via-chain. Acknowledgements The authors are grateful to Hitachi Chemical Co., Ltd., for supplying the dielectric film containing the rubber fill- 5
6 Transactions of The Japan Institute of Electronics Packaging Vol. 3, No. 1, 2010 ers, and to A.L.M.T. Corporation for the grinding experiments. References [1] O. Yamagata, Embedded Wafer Level System in Package, Proceeding of 13th Microelectronics Symposium (MES2003), pp , [2] T. Sakai and H. Eifuku, Application of Epoxy Encapsulated Solder Connection 4th (ESC4) Process to CSP (WL-CSP), 12th Symposium on Microjoining and Assembly Technology in Electronics, pp , [3] T. Kobayashi, Y. Takita, H. Ito, Y. Takada, S. Takagi, and N. Hashimoto, The Development Embedding Inductors and Capacitors on Package using Wafer Level CSP Technology, Proceeding of 15th Microelectronics Symposium (MES2005), pp , [4] M. Brunnbauer, E. Furgut, D. Beer, T. Meyer, H. Hedler, J. Belonio, E. Nomura, K. Kikuchi, and K. Kobayashi, An Embedded Device Technology Based on a Molded Reconfigured Wafer, 56th Electric Components and Technology Conference, pp , [5] H. Braunisch, S. N. Towle, R. D. Emery, C. Hu, and G. J. Vandentop, Electrical Performance of Bumpless Build-up Layer Packaging, 52nd Electronic Components and Technology Conference, pp , [6] C.-T. Ko, S. Chen, C.-W. Chiang, T.-Y. Kuo, Y.-C. Shih, and Y.-H. Chen, Embedded Active Device Packaging Technology for Next-generation Chip-in-substrate Package, CiSP, 56th Electronic Components and Technology Conference, pp , [7] M. Tani, K. Nakagawa, and M. Mizukoshi, Fine-Pitch Wiring Technology Using Dielectric Surfaces Planarized by Grinding, 13th Symposium on Microjoining and Assembly Technology in Electronics, pp , [8] M. Tani, K. Nakagawa, M. Mizukoshi, and M. Kato, Fine-Pitch Multilayer Wiring Technology for Packages using Via Posts and Grinding Planarization, THE IEICE TRANSACTIONS ON ELECTRONICS, Vol. J90-C, No. 11, pp ,
Adhesion Improvement on Smooth Cu Wiring Surfaces of Printed Circuit Boards
[Technical Paper] Adhesion Improvement on Smooth Cu Wiring Surfaces of Printed Circuit Boards Motoaki Tani*, Shinya Sasaki*, and Keisuke Uenishi** *Next-Generation Manufacturing Technologies Research Center,
More informationCase Study of Electronic Materials Packaging with Poor Metal Adhesion and the Process for Performing Root Cause Failure Analysis
Case Study of Electronic Materials Packaging with Poor Metal Adhesion and the Process for Performing Root Cause Failure Analysis Dr. E. A. Leone BACKGRUND ne trend in the electronic packaging industry
More informationSemi-Additive Process for Low Loss Build-Up Material in High Frequency Signal Transmission Substrates
Semi-Additive Process for Low Loss Build-Up Material in High Frequency Signal Transmission Substrates Fei Peng 1, Naomi Ando 2, Roger Bernards 1, Bill Decesare 1 1 MacDermid Enthone Electronics Solutions,
More informationPassionately Innovating With Customers To Create A Connected World
Passionately Innovating With Customers To Create A Connected World Multi Die Integration Can Material Suppliers Meet the Challenge? Nov 14, 2012 Jeff Calvert - R&D Director, Advanced Packaging Technologies
More informationOPTIMIZATION OF DIELECTRICS SURFACE PREPARATION FOR VACUUM COATING
OPTIMIZATION OF DIELECTRICS SURFACE PREPARATION FOR VACUUM COATING Dr. Boris Statnikov Introduction Modern MICRO and NANO technologies in ultra- and high-frequency electronics are widely focused on application
More informationDevelopment of Lift-off Photoresists with Unique Bottom Profile
Transactions of The Japan Institute of Electronics Packaging Vol. 8, No. 1, 2015 [Technical Paper] Development of Lift-off Photoresists with Unique Bottom Profile Hirokazu Ito, Kouichi Hasegawa, Tomohiro
More informationEspecial Bump Bonding Technique for Silicon Pixel Detectors
Especial Bump Bonding Technique for Silicon Pixel Detectors E. Cabruja, M. Bigas, M. Ullán, G. Pellegrini, M. Lozano Centre Nacional de Microelectrònica Spain Outline Motivation Summary of bump bonding
More informationCURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM
U.S. -KOREA Forums on Nanotechnology 1 CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM February 17 th 2005 Eung-Sug Lee,Jun-Ho Jeong Korea Institute of Machinery & Materials U.S. -KOREA Forums
More informationEffect of Surface Contamination on Solid-State Bondability of Sn-Ag-Cu Bumps in Ambient Air
Materials Transactions, Vol. 49, No. 7 (28) pp. 18 to 112 Special Issue on Lead-Free Soldering in Electronics IV #28 The Japan Institute of Metals Effect of Surface Contamination on Solid-State Bondability
More informationThin Wafer Handling Challenges and Emerging Solutions
1 Thin Wafer Handling Challenges and Emerging Solutions Dr. Shari Farrens, Mr. Pete Bisson, Mr. Sumant Sood and Mr. James Hermanowski SUSS MicroTec, 228 Suss Drive, Waterbury Center, VT 05655, USA 2 Thin
More informationComparative Assessment of the Transient Temperature Response during Single-discharge Machining by Micro-EDM and LIP-MM Processes
Comparative Assessment of the Transient Temperature Response during Single-discharge Machining by Micro-EDM and LIP-MM Processes ICOMM 2014 No. 37 Ishan Saxena #1, Xiaochun Li 2, K. F. Ehmann 1 1 Department
More information3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer
3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer Makoto Takamiya 1, Koichi Ishida 1, Koichi Takemura 2,3, and Takayasu Sakurai 1 1 University of Tokyo, Japan 2 NEC Corporation,
More informationResonance Reduction In PCBs Utilising Embedded Capacitance
Resonance Reduction In PCBs Utilising Embedded Capacitance The number of applications using embedded capacitor technology on printed wiring boards (PWBs) is on the rise. Two such applications are high-speed
More information1 INTRODUCTION 2 SAMPLE PREPARATIONS
Chikage NORITAKE This study seeks to analyze the reliability of three-dimensional (3D) chip stacked packages under cyclic thermal loading. The critical areas of 3D chip stacked packages are defined using
More informationApplications of Micro-Area Analysis Used by JPS-9200 X-ray Photoelectron Spectrometer
Applications of Micro-Area Analysis Used by JPS-9200 X-ray Photoelectron Spectrometer Yoshitoki Iijima Application & Research Center, JEOL Ltd. Introduction Recently, with advances in the development of
More informationUHF-ECR Plasma Etching System for Dielectric Films of Next-generation Semiconductor Devices
UHF-ECR Plasma Etching System for Dielectric Films of Next-generation Semiconductor Devices 1 UHF-ECR Plasma Etching System for Dielectric Films of Next-generation Semiconductor Devices Katsuya Watanabe
More informationAdditive technologies for the patterning of fine metal tracks onto flexible substrates
Additive technologies for the patterning of fine metal tracks onto flexible substrates Marc P.Y. Desmulliez m.desmulliez@hw.ac.uk MIcroSystems Engineering Centre (MISEC) Institute of Integrated Systems
More informationFigure 1: Graphene release, transfer and stacking processes. The graphene stacking began with CVD
Supplementary figure 1 Graphene Growth and Transfer Graphene PMMA FeCl 3 DI water Copper foil CVD growth Back side etch PMMA coating Copper etch in 0.25M FeCl 3 DI water rinse 1 st transfer DI water 1:10
More informationFINE PATTERN ETCHING OF SILICON USING SR-ASSISTED IONIZATION OF CF4 GAS
Technical Paper Journal of Photopolymer Science and Technology Volume 6, Number 4(1993) 617-624 1993TAPJ FINE PATTERN ETCHING OF SILICON USING SR-ASSISTED IONIZATION OF CF4 GAS YASUO NARA, YosHIHto SUGITA,
More informationIntroduction. Photoresist : Type: Structure:
Photoresist SEM images of the morphologies of meso structures and nanopatterns on (a) a positively nanopatterned silicon mold, and (b) a negatively nanopatterned silicon mold. Introduction Photoresist
More informationAvatrel Dielectric Polymers for Electronic Packaging
Avatrel Dielectric Polymers for Electronic Packaging R. A., Shick, S. K. Jayaraman, B. L. Goodall, L. F. Rhodes, W.C. McDougall Advanced Technology Group BF Goodrich Company 9921 Brecksville Road Cleveland,
More informationAnalyses of LiNbO 3 wafer surface etched by ECR plasma of CHF 3 & CF 4
1998 DRY PROCESS SYMPOSIUM VI - 3 Analyses of LiNbO 3 wafer surface etched by ECR plasma of CHF 3 & CF 4 Naoki Mitsugi, Kaori Shima, Masumi Ishizuka and Hirotoshi Nagata New Technology Research Laboratories,
More informationMicro/nano and precision manufacturing technologies and applications
The 4th China-American Frontiers of Engineering Symposium Micro/nano and precision manufacturing technologies and applications Dazhi Wang School of Mechanical Engineering Dalian University of Technology
More informationStructuring and bonding of glass-wafers. Dr. Anke Sanz-Velasco
Structuring and bonding of glass-wafers Dr. Anke Sanz-Velasco Outline IMT Why glass? Components for life science Good bond requirements and evaluation Wafer bonding 1. Fusion bonding 2. UV-adhesive bonding
More informationChemical and Mechanical Adhesion Mechanisms of Sputter-Deposited Metal on Epoxy Dielectric for High Density Interconnect Printed Circuit Boards
416 IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, VOL. 24, NO. 3, SEPTEMBER 2001 Chemical and Mechanical Adhesion Mechanisms of Sputter-Deposited Metal on Epoxy Dielectric for High Density
More informationSupplementary Figure 1 Detailed illustration on the fabrication process of templatestripped
Supplementary Figure 1 Detailed illustration on the fabrication process of templatestripped gold substrate. (a) Spin coating of hydrogen silsesquioxane (HSQ) resist onto the silicon substrate with a thickness
More informationEffects of plasma treatment on the precipitation of fluorine-doped silicon oxide
ARTICLE IN PRESS Journal of Physics and Chemistry of Solids 69 (2008) 555 560 www.elsevier.com/locate/jpcs Effects of plasma treatment on the precipitation of fluorine-doped silicon oxide Jun Wu a,, Ying-Lang
More information884 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 2, NO. 5, MAY 2012
884 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 2, NO., MAY 212 Ultrasonic Bonding of Anisotropic Conductive Films Containing Ultrafine Solder Balls for High-Power and
More information1W, 1206, Low Resistance Chip Resistor (Lead free / Halogen Free)
1W, 1206, (Lead free / Halogen Free) 1. Scope This specification applies to 1.6mm x 3.2mm size 1W, fixed metal film chip resistors rectangular type for use in electronic equipment. 2. Type Designation
More informationMulti-chip Integration on a PLC Platform for 16X16 Port Optical Switch Using Passive Alignment Technique
Multi-chip Integration on a PLC Platform for 16X16 Port Optical Switch Using Passive Alignment Technique Jung Woon Lim, Hwe Jong Kim, Seon Hoon Kim and Byung Sup Rho Korea Photonics Technology Institute
More informationDynamic Strain of Ultrasonic Cu and Au Ball Bonding Measured In-Situ by Using Silicon Piezoresistive Sensor
2017 IEEE 67th Electronic Components and Technology Conference Dynamic Strain of Ultrasonic Cu and Au Ball Bonding Measured In-Situ by Using Silicon Piezoresistive Sensor Keiichiro Iwanabe, Kenichi Nakadozono,
More informationSelf-study problems and questions Processing and Device Technology, FFF110/FYSD13
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
More informationDrop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package
2017 IEEE 67th Electronic Components and Technology Conference Drop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package Zhaohui Chen, Faxing Che, Mian Zhi
More informationElectrical Conductive Adhesives with Nanotechnologies
Yi Li Daniel Lu C.P. Wong Electrical Conductive Adhesives with Nanotechnologies Springer 1 Introduction 1 1.1 Electronics Packaging and Interconnect 1 1.2 Interconnection Materials 11 1.2.1 Lead-Free Interconnect
More informationGraphene Novel Material for Nanoelectronics
Graphene Novel Material for Nanoelectronics Shintaro Sato Naoki Harada Daiyu Kondo Mari Ohfuchi (Manuscript received May 12, 2009) Graphene is a flat monolayer of carbon atoms with a two-dimensional honeycomb
More informationCut-and-Paste Organic FET Customized ICs for Application to Artificial Skin
Cut-and-Paste Organic FET Customized ICs for Application to Artificial Skin Takao Someya 1, Hiroshi Kawaguchi 2, Takayasu Sakurai 3 1 School of Engineering, University of Tokyo, Tokyo, JAPAN 2 Institute
More informationPlasma Deposition (Overview) Lecture 1
Plasma Deposition (Overview) Lecture 1 Material Processes Plasma Processing Plasma-assisted Deposition Implantation Surface Modification Development of Plasma-based processing Microelectronics needs (fabrication
More informationUNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun
UNIT 3 By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun 1 Syllabus Lithography: photolithography and pattern transfer, Optical and non optical lithography, electron,
More informationHybrid Wafer Level Bonding for 3D IC
Hybrid Wafer Level Bonding for 3D IC An Equipment Perspective Markus Wimplinger, Corporate Technology Development & IP Director History & Roadmap - BSI CIS Devices???? 2013 2 nd Generation 3D BSI CIS with
More informationIntroduction to Photolithography
http://www.ichaus.de/news/72 Introduction to Photolithography Photolithography The following slides present an outline of the process by which integrated circuits are made, of which photolithography is
More informationSCB10H Series Pressure Elements PRODUCT FAMILY SPEFICIFATION. Doc. No B
PRODUCT FAMILY SPEFICIFATION SCB10H Series Pressure Elements SCB10H Series Pressure Elements Doc. No. 82 1250 00 B Table of Contents 1 General Description... 3 1.1 Introduction... 3 1.2 General Description...
More informationMultilayer Ceramic Chip Capacitors
HIGH VOLTAGE SERIES JARO high voltage series Multilayer Ceramic Capacitors are constructed by depositing alternative layers of ceramic dielectric materials and internal metallic electrodes, by using advanced
More informationEvaluation of the plasmaless gaseous etching process
Solid State Phenomena Vol. 134 (28) pp 7-1 Online available since 27/Nov/2 at www.scientific.net (28) Trans Tech Publications, Switzerland doi:1.428/www.scientific.net/ssp.134.7 Evaluation of the plasmaless
More informationENHANCED THERMAL CONDUCTIVITY OF EPOXY BASED COMPOSITES WITH SELF-ASSEMBLED GRAPHENE-PA HYBRIDS
ENHANCED THERMAL CONDUCTIVITY OF EPOXY BASED COMPOSITES WITH SELF-ASSEMBLED GRAPHENE-PA HYBRIDS Di. Wu 1, Gang. Li 2 *, XiaoPing. Yang 1 (1 State Key Laboratory of Organic-Inorganic Composites; Beijing
More informationSpecification for Embedded Passive Device Capacitor Materials for Rigid and Multilayer Printed Boards
IPC-4821 ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Specification for Embedded Passive Device Capacitor Materials for Rigid and Multilayer Printed Boards Developed by the Embedded Component Materials
More informationThermal Management of SMT LED Application Note
hermal Management of SM LED Application Note Introduction o achieve reliability and optimal performance of LED Light sources a proper thermal management design is necessary. Like all electronic components,
More informationElectron Beam Curable Varnishes. Rapid Processing of Planarization Layers on Polymer Webs
Electron Beam Curable Varnishes Rapid Processing of Planarization Layers on Polymer Webs Juliane Fichtner, Michaela Hagenkamp, Markus Noss, Steffen Günther Fraunhofer Institute for Organic Electronics,
More informationThin Wafer Handling Debonding Mechanisms
Thin Wafer Handling Debonding Mechanisms Jonathan Jeauneau, Applications Manager Alvin Lee, Technology Strategist Dongshun Bai, Scientist, 3-D IC R&D Materials Outline Requirements of Thin Wafer Handling
More informationNordson MARCH Concord, CA, USA
Overcoming the Challenges Presented with Automated Selective Conformal Coating of Advanced Electronic Assemblies by Employing Plasma Treatment Technology David Foote Nordson MARCH Concord, CA, USA david.foote@nordsonmarch.com
More informationElectronic Supplementary Information. Continuous Flow Microfluidic-MS System for Efficient OBOC Screening
Electronic Supplementary Material (ESI) for RSC Advances. This journal is The Royal Society of Chemistry 2014 Electronic Supplementary Information Continuous Flow Microfluidic-MS System for Efficient OBOC
More informationUpdate in Material and Process Technologies for 2.5/3D IC Dr. Rainer Knippelmeyer CTO and VP R&D, SÜSS MicroTec AG
Update in Material and Process Technologies for 2.5/3D IC Dr. Rainer Knippelmeyer CTO and VP R&D, SÜSS MicroTec AG TEMPORARY BONDING / DEBONDING AS THIN WAFER HANDLING SOLUTION FOR 3DIC & INTERPOSERS Device
More informationCharacteristics of Thermosonic Anisotropic Conductive Adhesives (ACFs) Flip-Chip Bonding
Materials Transactions, Vol. 51, No. 10 (2010) pp. 1790 to 1795 Special Issue on Lead-Free and Advanced Interconnection Materials for Electronics #2010 The Japan Institute of Metals Characteristics of
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading:
More informationSupplementary Figure S1. AFM image and height profile of GO. (a) AFM image
Supplementary Figure S1. AFM image and height profile of GO. (a) AFM image and (b) height profile of GO obtained by spin-coating on silicon wafer, showing a typical thickness of ~1 nm. 1 Supplementary
More informationTechnology Brief 9: Capacitive Sensors
218 TEHNOLOGY BRIEF 9: APAITIVE SENSORS Technology Brief 9: apacitive Sensors To sense is to respond to a stimulus. (See Tech Brief 7 on resistive sensors.) A capacitor can function as a sensor if the
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationThe goal of this project is to enhance the power density and lowtemperature efficiency of solid oxide fuel cells (SOFC) manufactured by atomic layer
Stanford University Michael Shandalov1, Shriram Ramanathan2, Changhyun Ko2 and Paul McIntyre1 1Department of Materials Science and Engineering, Stanford University 2Division of Engineering and Applied
More informationUltrasonic Anisotropic Conductive Films (ACFs) Bonding of Flexible Substrates on Organic Rigid Boards at Room Temperature
Ultrasonic Anisotropic Conductive Films (ACFs) Bonding of Flexible Substrates on Organic Rigid Boards at Room Temperature Kiwon Lee, Hyoung Joon Kim, Il Kim, and Kyung Wook Paik Nano Packaging and Interconnect
More informationTemporary Wafer Bonding - Key Technology for 3D-MEMS Integration
Temporary Wafer Bonding - Key Technology for 3D-MEMS Integration 2016-06-15, Chemnitz Chemnitz University of Technology Basic Research Fraunhofer ENAS System-Packaging (SP) Back-End of Line (BEOL) Applied
More informationEffect of Cr Thickness on Adhesion Strength of Cu/Cr/Polyimide Flexible Copper Clad Laminate Fabricated by Roll-to-Roll Process
Materials Transactions, Vol. 51, No. 1 (21) pp. 85 to 89 #21 The Japan Institute of Metals Effect of Cr Thickness on Adhesion Strength of /Cr/ Flexible Copper Clad Laminate Fabricated by Roll-to-Roll Process
More informationLarge Scale Direct Synthesis of Graphene on Sapphire and Transfer-free Device Fabrication
Supplementary Information Large Scale Direct Synthesis of Graphene on Sapphire and Transfer-free Device Fabrication Hyun Jae Song a, Minhyeok Son a, Chibeom Park a, Hyunseob Lim a, Mark P. Levendorf b,
More informationATMOSPHERIC PLASMA TREATMENT OF FIBER REINFORCED COMPOSITES FOR ADHESIVE BONDING
ATMOSPHERIC PLASMA TREATMENT OF FIBER REINFORCED COMPOSITES FOR ADHESIVE BONDING R. J. Zaldivar*, PhD, G. L. Steckel, PhD, J. P. Nokes, PhD, B. Morgan, PhD, and H. I. Kim, PhD The Aerospace Corporation,
More informationEffect of Direction of Ultrasonic Vibration on Flip-Chip Bonding
Transactions of The Japan Institute of Electronics Packaging Vol. 6, No. 1, 13 [Technical Paper] Effect of Direction of Ultrasonic Vibration on Flip-Chip Bonding Mutsumi Masumoto*, Yoshiyuki Arai*, **,
More informationA Temporary Bonding and Debonding Technology for TSV Fabrication
A Temporary Bonding and Debonding Technology for TSV Fabrication Taku Kawauchi, Masatoshi Shiraishi, Satoshi Okawa, Masahiro Yamamoto Tokyo Electron Ltd, Japan Taku Kawauchi, Tokyo Electron Ltd./Slide
More informationTECHNICAL INFORMATION
TECHNICAL INFORMATION THERMAL MANAGEMENT OF SURFACE MOUNTED TANTALUM CAPACITORS Ian Salisbury AVX-Kyocera Group Company Paignton, England TQ4 7ER Abstract: This paper covers thermal management of surface
More informationRemoval of Cu Impurities on a Si Substrate by Using (H 2 O 2 +HF) and (UV/O 3 +HF)
Journal of the Korean Physical Society, Vol. 33, No. 5, November 1998, pp. 579 583 Removal of Cu Impurities on a Si Substrate by Using (H 2 O 2 +HF) and (UV/O 3 +HF) Baikil Choi and Hyeongtag Jeon School
More informationFRAUNHOFER INSTITUTE FOR SURFACE ENGINEERING AND THIN FILMS IST ATMOSPHERIC PRESSURE PLASMA PROCESSES
FRAUNHOFER INSTITUTE FOR SURFACE ENGINEERING AND THIN FILMS IST ATMOSPHERIC PRESSURE PLASMA PROCESSES 1 2 ATMOSPHERIC PRESSURE PLASMA PROCESSES AT THE FRAUNHOFER IST Today, atmospheric pressure plasma
More informationTHERMAL DESIGN OF POWER SEMICONDUCTOR MODULES FOR MOBILE COMMNICATION SYSYTEMS. Yasuo Osone*
Nice, Côte d Azur, France, 27-29 September 26 THERMAL DESIGN OF POWER SEMICONDUCTOR MODULES FOR MOBILE COMMNICATION SYSYTEMS Yasuo Osone* *Mechanical Engineering Research Laboratory, Hitachi, Ltd., 832-2
More informationPhotolithography 光刻 Part II: Photoresists
微纳光电子材料与器件工艺原理 Photolithography 光刻 Part II: Photoresists Xing Sheng 盛兴 Department of Electronic Engineering Tsinghua University xingsheng@tsinghua.edu.cn 1 Photolithography 光刻胶 负胶 正胶 4 Photolithography
More informationLECTURE 5 SUMMARY OF KEY IDEAS
LECTURE 5 SUMMARY OF KEY IDEAS Etching is a processing step following lithography: it transfers a circuit image from the photoresist to materials form which devices are made or to hard masking or sacrificial
More informationA STUDY ON MULTI-AXIS FORCE MEASUREMENT OF POLYMER SKINS USING FBG SENSOR
A STUDY ON MULTI-AXIS FORCE MEASUREMENT OF POLYMER SKINS USING FBG SENSOR Oh Min Kwon*, Sang kyun Hwang*, Sung Su Kim** and Hui Yun Hwang* * Department of Mechanical Design Engineering, Andong National
More informationX-Ray Photoelectron Spectroscopy (XPS) Prof. Paul K. Chu
X-Ray Photoelectron Spectroscopy (XPS) Prof. Paul K. Chu X-ray Photoelectron Spectroscopy Introduction Qualitative analysis Quantitative analysis Charging compensation Small area analysis and XPS imaging
More informationThree Approaches for Nanopatterning
Three Approaches for Nanopatterning Lithography allows the design of arbitrary pattern geometry but maybe high cost and low throughput Self-Assembly offers high throughput and low cost but limited selections
More information3/4W, 2010 Low Resistance Chip Resistor
1. Scope 3/4W, 2010 This specification applies to 2.5mm x 5.0mm size 3/4W, fixed metal film chip resistors rectangular type for use in electronic equipment. 2. Type Designation RL2550 L - Where (1) (2)
More informationReliability of Embedded Planar Capacitors under Temperature and Voltage Stress
Reliability of Embedded Planar Capacitors under Temperature and Voltage Stress Mohammed A. Alam, Michael H. Azarian, Michael Osterman and Michael Pecht* Center for Advanced Life Cycle Engineering (CALCE)
More informationRTAC104 AFM References in Package
Radiant Technologies, Inc. 2835D Pan American Freeway NE Albuquerque, NM 87107 Tel: 505-842-8007 Fax: 505-842-0366 e-mail: radiant@ferrodevices.com www.ferrodevices.com RTAC104 AFM References in Package
More informationThermal characteristic evaluation system to evaluate. heat transfer characteristics of mounted materials
Technology Report Thermal characteristic evaluation system to evaluate heat transfer characteristics of mounted materials Takuya Hirata, Hirokazu Tanaka ESPEC CORP., Technology Development Division T he
More informationReference Only. Spec. No. JENF243G 0004G-01 P 1 / 12. Ferrite Bead Inductor BL02/BL03 Series
Spec. No. JENF243G 0004G-01 P 1 / 12 1. Scope Ferrite Bead Inductor B02/B03 Series Reference Specification This reference specification applies Ferrite Bead Inductor (Radial Type). 2. Part Numbering (Ex.)
More informationEffect of Filler Surface Modification on the Dielectric Properties of High-k Composite Materials
Effect of Filler Surface Modification on the Dielectric Properties of High-k Composite Materials Lanla Yilla, Jiongxin Lu, C. P. Wong School of Materials Science & Engineering NSF Packaging Research Center
More informationPMLCAP. Polymer Multi Layer Capacitor Specification Sheet RUBYCON CORPORATION PML DIVISION. PMLCAP ST series RPR Rubycon PART No. Drawing No.
To Polymer Multi Layer Capacitor Specification Sheet Rubycon PART No. ST series Drawing No. RPR-0024 Issued Date October 15, 2008 PML DIVISION 2932, MOTOOSHIMA, MATSUKAWA-MACHI, SHIMOINA-GUN, NAGANO-KEN,
More informationWTSC144.xxx Wire Bonding Temperature Silicon Vertical Capacitor
WTSC144.xxx Wire Bonding Temperature Silicon Vertical Capacitor Rev 3.1 Key features Full compatible to monolithic ceramic capacitors Ultra high stability of capacitance value: Temperature ±1.5% (-55 C
More informationEV Group. Enabling processes for 3D interposer. Dr. Thorsten Matthias EV Group
EV Group Enabling processes for 3D interposer Dr. Thorsten Matthias EV Group EV Group in a Nutshell st Our philosophy Our mission in serving next generation application in semiconductor technology Equipment
More informationPOLYURETHANE SURFACE TREATMENT ON TWO KINDS OF BASALT FIBER COMPOSITE AND MECHANICAL PROPERTIES COMPARISON
POLYURETHANE SURFACE TREATMENT ON TWO KINDS OF BASALT FIBER COMPOSITE AND MECHANICAL PROPERTIES COMPARISON Ting YANG 1, Zhenjin CUI 1,Jiahui YANG 2, Yuqiu YANG 2, Hiroyuki HAMADA 1 1 Kyoto Institute of
More informationMultilayer Ceramic Chip Capacitors
SELECTION OF CERAMIC CHIP CAPACITORS JARO Multilayer Ceramic Chip Capacitors offer the most complete range of characteristics and configurations available in the industry. We suggest your selection of
More informationNanotechnology Fabrication Methods.
Nanotechnology Fabrication Methods. 10 / 05 / 2016 1 Summary: 1.Introduction to Nanotechnology:...3 2.Nanotechnology Fabrication Methods:...5 2.1.Top-down Methods:...7 2.2.Bottom-up Methods:...16 3.Conclusions:...19
More informationDEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD
Chapter 4 DEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD 4.1 INTRODUCTION Sputter deposition process is another old technique being used in modern semiconductor industries. Sputtering
More informationIMPROVEMENT IN MECHANICAL PROPERTIES OF MODIFIED GRAPHENE/EPOXY NANOCOMPOSITES
18 TH INTERNATIONAL CONFERENCE ON COMPOSITE MATERIALS IMPROVEMENT IN MECHANICAL PROPERTIES OF MODIFIED 1 Introduction Since first successfully separated from graphite by micromechanical cleavage [1], graphene
More informationNanocarbon Technology for Development of Innovative Devices
Nanocarbon Technology for Development of Innovative Devices Shintaro Sato Daiyu Kondo Shinichi Hirose Junichi Yamaguchi Graphene, a one-atom-thick honeycomb lattice made of carbon, and a carbon nanotube,
More informationPlasmonic Hot Hole Generation by Interband Transition in Gold-Polyaniline
Supplementary Information Plasmonic Hot Hole Generation by Interband Transition in Gold-Polyaniline Tapan Barman, Amreen A. Hussain, Bikash Sharma, Arup R. Pal* Plasma Nanotech Lab, Physical Sciences Division,
More informationLaser Processing of 3-D Structures for Embedded and Integrated Components: An Application of Flexible and Printable Nanomaterials in Microelectronics
Laser Processing of 3-D Structures for Embedded and Integrated Components: An Application of Flexible and Printable Nanomaterials in Microelectronics Rabindra N. Das, Frank D. Egitto, Timothy E. Antesberger,
More informationDeposition of Multilayer Fibers and Beads by Near-Field Electrospinning for Texturing and 3D Printing Applications
Deposition of Multilayer Fibers and Beads by Near-Field Electrospinning for Texturing and 3D Printing Applications Nicolas Martinez-Prieto, Jian Cao, and Kornel Ehmann Northwestern University SmartManufacturingSeries.com
More informationHigh Optical Density Photomasks For Large Exposure Applications
High Optical Density Photomasks For Large Exposure Applications Dan Schurz, Warren W. Flack, Makoto Nakamura Ultratech Stepper, Inc. San Jose, CA 95134 Microlithography applications such as advanced packaging,
More informationMICROCHIP MANUFACTURING by S. Wolf
by S. Wolf Chapter 15 ALUMINUM THIN-FILMS and SPUTTER-DEPOSITION 2004 by LATTICE PRESS CHAPTER 15 - CONTENTS Aluminum Thin-Films Sputter-Deposition Process Steps Physics of Sputter-Deposition Magnetron-Sputtering
More informationOxidation of hydrogenated crystalline silicon as an alternative approach for ultrathin SiO 2 growth
Institute of Physics Publishing Journal of Physics: Conference Series 10 (2005) 246 250 doi:10.1088/1742-6596/10/1/061 Second Conference on Microelectronics, Microsystems and Nanotechnology Oxidation of
More informationBergquist The World Leader In Thermal Management Technology
OSRAM LLFY WORKSHOP OCT 28, 2010 MCPCB s and Thermal Interface Material Considerations for High Power LED Lighting Applications Steve Taylor Sr. Field Applications Manager Thermal Substrates Division The
More informationWafer Scale Homogeneous Bilayer Graphene Films by. Chemical Vapor Deposition
Supporting Information for Wafer Scale Homogeneous Bilayer Graphene Films by Chemical Vapor Deposition Seunghyun Lee, Kyunghoon Lee, Zhaohui Zhong Department of Electrical Engineering and Computer Science,
More informationFormation mechanism and Coulomb blockade effect in self-assembled gold quantum dots
Formation mechanism and Coulomb blockade effect in self-assembled gold quantum dots S. F. Hu a) National Nano Device Laboratories, Hsinchu 300, Taiwan R. L. Yeh and R. S. Liu Department of Chemistry, National
More informationSupplementary information for
Supplementary information for Transverse electric field dragging of DNA in a nanochannel Makusu Tsutsui, Yuhui He, Masayuki Furuhashi, Rahong Sakon, Masateru Taniguchi & Tomoji Kawai The Supplementary
More informationSupporting Information: Poly(dimethylsiloxane) Stamp Coated with a. Low-Surface-Energy, Diffusion-Blocking,
Supporting Information: Poly(dimethylsiloxane) Stamp Coated with a Low-Surface-Energy, Diffusion-Blocking, Covalently Bonded Perfluoropolyether Layer and Its Application to the Fabrication of Organic Electronic
More informationAbstract... Zusammenfassung... List of abbreviations... I. List of figures... II. List of tables... III. Chapter 1: Introduction
Zeinab R. F. Mohamed Synthesis and Characterization of Fire-Retardant Layers onto Polyolefin Substrates 2014 / 178 Seiten / 29,80 / ISBN 978-3-89574-873-8 Verlag Dr. Köster, Berlin / www.verlag-koester.de
More information