2 Photolithography The following slides present an outline of the process by which integrated circuits are made, of which photolithography is a crucial part. They may be presented as part of a lecture introducing the lithography activity.
3 Photolithography is the central technology in fabricating integrated circuits (ICs) ere is a photo tour of an IC fabrication plant 04-intelmicron-fabrication-plant-tour?print
4 Typical Integrated Circuit Element: A MOSFET Transistor Idealized transistor design With permission from: Andrew BarronApplications for Silica Thin Films
5 Actual CMOS transistors as made on a wafer Transistor dimensions are less than 100 nanometers
6 Microfabrication Step 1: Circuit Design Design the 3D circuit structure. Turn this: Schematic diagram Into this: 3-D layout of components Photo courtesy IBM
7 Microfabrication Step 2: Mask Design Divide the structure into horizontal layers Capture the design of each 2-D layer in a photomask Figures from , V. Ryan
8 The Circuit Photomask The photomask is the master pattern for all the circuit elements across the whole wafer for one layer Used repeatedly to make many, many copies
9 Microfabrication Using a mask and photolithography, we can replicate complicated circuits with millions of components in a very small space. undreds of circuits made on each wafer; cut up, packaged, and tested Basis for relatively inexpensive, powerful electronics
10 Making the Photomask Photomask generator, University of Minnesota Nano Center Photo: James Marti, University of Minnesota
11 Microfabrication Step 3: Set up Process Steps Determine how to form each layer add material(deposition): build up a thin film of metal, insulator, or semiconductor material remove material (etching): take away previously deposited material from selected areas. This is similar to sculptinga block of stone or machining a block of metal to produce a structure to match the design. modify a layer: Doping: intentionally adding ionized impurities to tailor the layer s electrical properties Oxidation: exposing a previously deposited layer (e.g., silicon, a semiconductor) to oxygen to make an oxide(e.g., silicon dioxide, a good insulator).
12 Deposition Processes Depositing metal films Thermal Evaporation e-beam Evaporation Sputtering Figures from:
13 Deposition Processes Items to be coated (substrates)are placed in a vacuum chamber. A vapor of metal atoms is created in the chamber, which will coat all exposed surfaces in the chamber including the substrates. In thermalevaporation, a block or wire of metal is heated with a resistive heating element to form the metal vapor. In electron-beam evaporation, a block of metal is heated when a beam of energetic electrons is caused to impact the metal. In sputtering, an ionized gas (a plasma) is formed and electrically attracted to a solid sheet of metal. This causes metal atoms to enter the vapor phase and move to the substrate, coating it.
14 Deposition Processes Depositing semiconductors and insulators. Sputtering can be used Also used is Chemical Vapor Deposition. Reactive chemicals (precursors) are introduced into the vacuum chamber where they react in the vapor phase. The reaction products form a condensing compound that coats the substrate with a thin, regular film.
15 Doping Layer Modification To make a useful component like a transistor or diode, a semiconductor like silicon must have certain impurities added. These are called dopants. Common dopants include boron, aluminum, gallium, nitrogen, phosphorus, and arsenic. Oxidation A pure layer of silicon can have its surface turned into silicon dioxide (a very good insulator) by placing it into a hot oven with a pure oxygen atmosphere.
16 Dopant introduction Dopant atoms are introduced into a silicon substrate by either Vapor deposition Diffusion of gas-phase atoms Ion Implantation Accelerating a beam of dopant ions at the surface
17 Dopants by ion implantation A beam of energetic dopant ions is impacted into the silicon surface, implanting the ion in the solid. These impacts introduce undesirable flaws in the silicon crystal, which must be repaired by annealing the materials at high temperature. with permission
18 Dopants by vapor diffusion Gas-phase atoms are introduced into a vacuum chamber where they can diffuse into the solid silicon. Elevated temperatures must be used to speed up the diffusion.
19 Microfabrication Step 4: Pattern Transfer The pattern is contained in the photomask. To replicate this pattern on a wafer substrate: Deposit liquid photoresist on wafer by spin coating Pattern the resist via exposure to light through the photomask Develop the photoresist Expose wafer to etchant. This attacks any exposed areas and sculpts the wafer according to the pattern. Wash the wafer Repeat for next layer
20 Photolithography process schematic with permission
21 Applying the Photoresist to a Substrate Photoresist is a liquid chemical. It may be applied to the silicon wafer in many ways, but is most commonly spin coated. A spin coater is a small, enclosed turntable that can spin at around 3000 rpm. It holds the wafer on its platter with a vacuum.
22 Applying the Photoresist to a Substrate First, a small amount of photoresist is applied to the wafer, then the wafer is spun to spread out the resist. Typically only 1% of the resist ends up on the wafer; the rest is spun off.
23 Applying the Photoresist to a Substrate The photoresist dries by solvent loss as it thins out via spinning. Liquid Photoresist Liquid Photoresist Wafer substrate The result is a thin, uniform layer. Wafer substrate Dried Photoresist
24 Baking the Photoresist The photoresist will still have some solvent left in it after spinning. It is heated slightly (the soft bake ) to drive off any remaining solvent. Wafer substrate Dried Photoresist ot plate The wafer is now ready for exposure.
25 Photoresist Exposure In the simplest form of lithography, called contact lithography, the photomask is placed on the photoresist-coated wafer, and intense light is applied. Wherever the mask has openings, the resist is exposed and undergoes a chemical change. Exposure Light Photomask with openings Unexposed photoresist
26 Photochemistry When light strikes the photoresist, its molecules under go a chemical reaction. The type of reaction depends on the type of resist used, either a negative or positive resist. In a negative resist, the areas exposed to light become less soluble in a water-based solution called developer. The exposed areas remain while the rest of the resist is dissolved away. In a positive resist, the areas exposed to light become more soluble in the developer. These areas are dissolved away in the developer, leaving everything else untouched.
27 Negative and Positive Photoresists Exposed photoresist on wafer Negative resist: open space in mask becomes an opaque feature on the wafer. Positive resist: open space in mask remains an open feature on the wafer.
28 Photoresist Chemistry Photoresists consist of polymermolecules dissolved in a solvent. Three very simple polymer molecules are shown here. The C s represent carbon atoms, the s are hydrogen atoms, and the hexagon is a 6-carbon ring. The pattern can repeat many thousands of times in a polymer. C C C C C C C C C C C C C O O
29 Photoresist Chemistry When light strikes these polymer molecules, they undergo a chemical reaction. The type of reaction depends on the type of resist used. In a negative resist, light exposure may make the polymers crosslink, which means they bond to neighboring molecules to form a strong network, like this: C C C C C C C C These larger polymer molecules are much less soluble in a solvent (like the developer). So any spot on the resist-coated wafer that was exposed to light will not dissolve when the wafer is immersed in the developer solution. The unexposed (and thus un-reacted) molecules, on the other hand, will dissolve away in the developer. C C C C
30 Photoresist Chemistry When a positive resist is exposed to light, the polymer molecules tend to break into smaller fragments. These smaller, lighter molecules are more likely to dissolve (or will dissolve more quickly) in the developer. The reaction with light may also create polarregions on the molecule, making it more likely to dissolve in water or water based solutions. So any spot on the resist-coated wafer that was exposed to light will readily dissolve when the wafer is immersed in the developer solution. The unexposed resist molecules will remain on the wafer.
31 Developer Chemistry After the photoresist-coated wafer has been exposed to light, it is immersed in a water-based solution called developer. Photoresists are formulated so that the areas to be removed are acidic. If these acidic areas are exposed to a basic (or alkaline) solution, they will react and dissolve in the developer. Acidic group O Base O Molecule soluble in water C O C O - K + KO 2 O Developers are often basic solutions, such as potassium hydroxide (KO) or sodium hydroxide (NaO) in water.
32 Optical Systems for Exposing the Photoresist Exposure systems must have intense light sources and precision optics to focus the light This mercury arc lamp produces intense light in the blue, violet, and ultraviolet wavelengths Photo: Osram Sylvania
33 Contact and Projection Systems In contact lithography, the mask is laid on the photoresist-covered wafer. Mask in contact with wafer Wafer substrate The mask pattern is directly reproduced in the resist no change in size.
34 Contact and Projection Systems In projection lithography, the mask patern is reduced in size using lenses. Lens Mask The mask pattern is reduced by 5-10x in the resist, which allows much smaller features to be made. Exposed pattern in resist is much smaller than in the mask Lens
35 Step 5: Etching Processes Wet (chemical) etching Use a chemical that will dissolve the material that needs to be removed, while not interacting (as much) with the masking layer For Si, SiO 2,hydrofluoric acid is used Dry Etching Uses reactive ions/plasma to attack material Material is forced into vapor phase and pumped away
36 Wet (chemical) etching Results of Etching Rapid, isotropic (etches out as fast as down, may under-etch a feature) Dry Etching Slower, anisotropic (can etch straight walls with a high aspect ratio) Wet etching. Dry reactive ion (DRIE) etching. Photo: Futurrex Inc. Photo: University of Minnesota Nanofabrication Center
37 Step 6: Repeat Wafer is washed, and the next layer is built using same series of steps: Deposit film layer Modify if desired Transfer pattern using photomask and resist Etch A typical IC can have over 15 layers
38 An animated summary of the making of an integrated circuit can be found here: The making of a chip -Youtube video
39 Mask Patterns
40 Module Title: Photolithography Module section title: Graphical Content Version Number: 3 Date modified: 08/29/12 Author: James Marti, Ph.D., University of Minnesota
41 Module Title: Photolithography Module section title: Graphical Content Version Number: 3 Date modified: 08/29/12 Author s initials: JM
Lecture 150 Basic IC Processes (10/10/01) Page 1501 LECTURE 150 BASIC IC PROCESSES (READING: TextSec. 2.2) INTRODUCTION Objective The objective of this presentation is: 1.) Introduce the fabrication of
Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power
UNIT 3 By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun 1 Syllabus Lithography: photolithography and pattern transfer, Optical and non optical lithography, electron,
IC Fabrication Technology * History: 1958-59: J. Kilby, Texas Instruments and R. Noyce, Fairchild * Key Idea: batch fabrication of electronic circuits n entire circuit, say 10 7 transistors and 5 levels
LECTURE 5 SUMMARY OF KEY IDEAS Etching is a processing step following lithography: it transfers a circuit image from the photoresist to materials form which devices are made or to hard masking or sacrificial
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
EE-612: Lecture 22: CMOS Process Steps Mark Lundstrom Electrical and Computer Engineering Purdue University West Lafayette, IN USA Fall 2006 NCN www.nanohub.org Lundstrom EE-612 F06 1 outline 1) Unit Process
Lectures on MEMS and MICROSYSTEMS DESIGN and MANUFACTURE Chapter 3 Engineering Science for Microsystems Design and Fabrication In this Chapter, we will present overviews of the principles of physical and
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 143 Fall 2008 Exam 1 Professor Ali Javey Answer Key Name: SID: 1337 Closed book. One sheet
Carrier Transport by Diffusion Holes diffuse ÒdownÓ the concentration gradient and carry a positive charge --> hole diffusion current has the opposite sign to the gradient in hole concentration dp/dx p(x)
EE 527 MICROFABRICATION Lecture 24 Tai-Chang Chen University of Washington EDP ETCHING OF SILICON - 1 Ethylene Diamine Pyrocatechol Anisotropy: (100):(111) ~ 35:1 EDP is very corrosive, very carcinogenic,
Techniken der Oberflächenphysik (Techniques of Surface Physics) Prof. Yong Lei & Dr. Yang Xu (& Liying Liang) Fachgebiet 3D-Nanostrukturierung, Institut für Physik Contact: firstname.lastname@example.org; email@example.com;
Kavli Workshop for Journalists June 13th, 2007 CNF Cleanroom Activities Seeing nm-sized Objects with an SEM Lab experience: Scanning Electron Microscopy Equipment: Zeiss Supra 55VP Scanning electron microscopes
Lecture 24 Top down and bottom up fabrication Lithography ( lithos stone / graphein to write) City of words lithograph h (Vito Acconci, 1999) 1930 s lithography press Photolithography d 2( NA) NA=numerical
1 Ion Implant Part 1 Chapter 17: Semiconductor Manufacturing Technology by M. Quirk & J. Serda Spring Semester 2014 Saroj Kumar Patra,, Norwegian University of Science and Technology ( NTNU ) 2 Objectives
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 5: ALD,
Supporting Information A Novel Approach to the Layer Number-Controlled and Grain Size- Controlled Growth of High Quality Graphene for Nanoelectronics Tej B. Limbu 1,2, Jean C. Hernández 3, Frank Mendoza
What is a plasma? The fourth state of matter A partially ionized gas How is a plasma created? Energy must be added to a gas in the form of: Heat: Temperatures must be in excess of 4000 O C Radiation Electric
Lecture 6 Plasmas Chapters 10 &16 Wolf and Tauber 1/68 Announcements Homework: Homework will be returned to you on Thursday (12 th October). Solutions will be also posted online on Thursday (12 th October)
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EE143 Professor Ali Javey Spring 2009 Exam 1 Name: SID: Closed book. One sheet of notes is allowed.
Wet and Dry Etching Theory 1. Introduction Etching techniques are commonly used in the fabrication processes of semiconductor devices to remove selected layers for the purposes of pattern transfer, wafer
EE 434 Lecture 7 Process Technology Quiz 4 How many wafers can be obtained from a 2m pull? Neglect the material wasted in the kerf used to separate the wafers. 2m And the number is. 1 8 3 5 6 4 9 7 2 1
5. Photochemistry of polymers 5.1 Photopolymerization and cross-linking Photopolymerization The fundamental principle of photopolymerization is based on the photoinduced production of a reactive species,
Etching Issues - Anisotropy Dry Etching Dr. Bruce K. Gale Fundamentals of Micromachining BIOEN 6421 EL EN 5221 and 6221 ME EN 5960 and 6960 Isotropic etchants etch at the same rate in every direction mask
Ion Implantation alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages: mass separation allows wide varies of dopants dose control: diffusion
Lithography and Etching Victor Ovchinnikov Chapters 8.1, 8.4, 9, 11 Previous lecture Microdevices Main processes: Thin film deposition Patterning (lithography) Doping Materials: Single crystal (monocrystal)
92 Chapter 6 6.5 Optical-Coating-Deposition Technologies The coating process takes place in an evaporation chamber with a fully controlled system for the specified requirements. Typical systems are depicted
Chapter 3 Basics Semiconductor Devices and Processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objectives Identify at least two
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 11: Bulk
3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004 Bob O'Handley Martin Schmidt Quiz Nov. 17, 2004 Ion implantation, diffusion  1. a) Two identical p-type Si wafers (N a = 10 17 cm
EE 527 MICROFABRICATION Lecture 25 Tai-Chang Chen University of Washington ION MILLING SYSTEM Kaufmann source Use e-beam to strike plasma A magnetic field applied to increase ion density Drawback Low etch
Supplementary Figure 1 Detailed illustration on the fabrication process of templatestripped gold substrate. (a) Spin coating of hydrogen silsesquioxane (HSQ) resist onto the silicon substrate with a thickness
Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications D. Tsoukalas, S. Kolliopoulou, P. Dimitrakis, P. Normand Institute of Microelectronics, NCSR Demokritos, Athens, Greece S. Paul,
ETCHING Chapter 10 Mask Light Deposited Substrate Photoresist Etch mask deposition Photoresist application Exposure Development Etching Resist removal Etching of thin films and sometimes the silicon substrate
PH3EC2 Vapour Growth and Epitaxial Growth Lecturer: Dr. Shinoj V K Lecture 1: Vapour Growth Techniques 1.1 Vapour growth The growth of single crystal materials from the vapour phase. Deposition from the
Solutions for Assignment-6 Q1. What is the aim of thin film deposition?  (a) To maintain surface uniformity (b) To reduce the amount (or mass) of light absorbing materials (c) To decrease the weight
1 Photolithography II ( Part 1 ) Chapter 14 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Bjørn-Ove Fimland, Department of Electronics and Telecommunication, Norwegian University of Science
Chapter 4 DEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD 4.1 INTRODUCTION Sputter deposition process is another old technique being used in modern semiconductor industries. Sputtering
Lecture 7 Etching Etching: Basic Terminology Introduction : Etching of thin films and sometimes the silicon substrate are very common process steps. Usually selectivity, and directionality are the first
EE130: Integrated Circuit Devices (online at http://webcast.berkeley.edu) Instructor: Prof. Tsu-Jae King (firstname.lastname@example.org) TA s: Marie Eyoum (email@example.com) Alvaro Padilla (firstname.lastname@example.org)
Diffusion and Ion implantation Reference: Chapter 4 Jaeger or Chapter 3 Ruska N & P Dopants determine the resistivity of material Note N lower resistavity than p: due to higher carrier mobility Near linear
1 Thin Wafer Handling Challenges and Emerging Solutions Dr. Shari Farrens, Mr. Pete Bisson, Mr. Sumant Sood and Mr. James Hermanowski SUSS MicroTec, 228 Suss Drive, Waterbury Center, VT 05655, USA 2 Thin
Solutions for Assignment-8 Q1. The process of adding impurities to a pure semiconductor is called:  (a) Mixing (b) Doping (c) Diffusing (d) None of the above In semiconductor production, doping intentionally
Table of Content Mechanical Removing Techniques Ultrasonic Machining (USM) Sputtering and Focused Ion Beam Milling (FIB) Ultrasonic Machining In ultrasonic machining (USM), also called ultrasonic grinding,
Semiconductors Reference: Chapter 4 Jaeger or Chapter 3 Ruska Recall what determines conductor, insulator and semiconductor Plot the electron energy states of a material In some materials get the creation
Chapter 2 Design and Fabrication of VLSI Devices Jason Cong 1 Design and Fabrication of VLSI Devices Objectives: To study the materials used in fabrication of VLSI devices. To study the structure of devices
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EE 143 Professor Ali Javey Spring 2009 Exam 2 Name: SID: Closed book. One sheet of notes is allowed.
CVD: General considerations. PVD: Move material from bulk to thin film form. Limited primarily to metals or simple materials. Limited by thermal stability/vapor pressure considerations. Typically requires
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Spring 2006 EE143 Midterm Exam #1 Family Name First name SID Signature Make sure the exam paper
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 6: September 18, 2017 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
Semiconductor A semiconductor is an almost insulating material, in which by contamination (doping) positive or negative charge carriers can be introduced. Page 2 Semiconductor materials Page 3 Energy levels
Far IR (FIR) Gas Lasers 10-1500 microns wavelengths, 300 10 THz frequency Called Terahertz lasers or FIR lasers At this wavelength behaves more like microwave signal than light Created by Molecular vibronic
Lecture 15 Etching Chapters 15 & 16 Wolf and Tauber 1/76 Announcements Term Paper: You are expected to produce a 4-5 page term paper on a selected topic (from a list). Term paper contributes 25% of course
Institute for Electron Microscopy and Nanoanalysis Graz Centre for Electron Microscopy Micromechanics Ass.Prof. Priv.-Doz. DI Dr. Harald Plank a,b a Institute of Electron Microscopy and Nanoanalysis, Graz
1 Film Deposition Part 1 Chapter 11 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Spring Semester 2013 Saroj Kumar Patra Semidonductor Manufacturing Technology, Norwegian University of
Clean-Room microfabrication techniques Francesco Rizzi Italian Institute of Technology Miniaturization The first transistor Miniaturization The first transistor Miniaturization The first transistor Miniaturization
Q.2 a. Classify the integration technology as per the scale of integration. Explain in brief the various steps involved in fabrication of monolithic IC. Scales of Integration (Basic) Various steps involved
(12) United States Patent USOO7144673B2 (10) Patent No.: US 7,144.673 B2 Chen et al. (45) Date of Patent: Dec. 5, 2006 (54) EFFECTIVE PHOTORESIST STRIPPING (56) References Cited PROCESS FOR HIGH DOSAGE
EE C245 ME C218 Introduction to MEMS Design Fall 2008 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 6: Process
Introduction to Electronics and Semiconductor 1 Chapter Objectives To study and understand basic electronics. To study and understand semiconductor principles. 2 Definition Electronics is the branch of
Semiconductor Technology from A to Z Deposition www.halbleiter.org Contents Contents List of Figures II 1 Deposition 1 1.1 Plasma, the fourth aggregation state of a material............. 1 1.1.1 Plasma
Polarized white light from hybrid organic/iii-nitrides grating structures M. Athanasiou, R. M. Smith, S. Ghataora and T. Wang* Department of Electronic and Electrical Engineering, University of Sheffield,
Section Micro and Nano Technologies RESEARCH ON BENZENE VAPOR DETECTION USING POROUS SILICON Assoc. Prof. Ersin Kayahan 1,2,3 1 Kocaeli University, Electro-optic and Sys. Eng. Umuttepe, 41380, Kocaeli-Turkey
Supporting Information Formation and Surface Modification of Nanopatterned Thiol-ene Substrates using Step and Flash Imprint Lithography Vaibhav S. Khire, 1 Youngwoo Yi, 2 Noel A. Clark, 2 and Christopher
Appendix A Fabrication Technology for Miniaturization INTRODUCTION Many of the technologies that have enabled advances in miniaturization were first developed for microelectronics and allow both lateral
Nanostructures Fabrication Methods bottom-up methods ( atom by atom ) In the bottom-up approach, atoms, molecules and even nanoparticles themselves can be used as the building blocks for the creation of
Investigating extremely low resistance ohmic contacts to silicon carbide using a novel test structure Author Pan, Yue, M. Collins, Aaron, Algahtani, Fahid, W. Leech, Patrick, K. Reeves, Geoffrey, Tanner,
Supplementary Material (ESI) for Lab on a Chip This journal is The Royal Society of Chemistry 2005 Supporting Information Fast Bonding of Substrates for the Formation of Microfluidic Channels at Room Temperature
Chapter 2 The Well Cross Sections Patterning Design Rules Resistance PN Junction Diffusion Capacitance Joseph A. Elias, Ph.D. Adjunct Professor, University of Kentucky; Modeling MTS, Cypress Semiconductor
EECS143 Microfabrication Technology Professor Ali Javey Introduction to Materials Lecture 1 Evolution of Devices Yesterday s Transistor (1947) Today s Transistor (2006) Why Semiconductors? Conductors e.g
http://www.intel.com/research/silicon/mooreslaw.htm 1 Moore s law only holds due to photolithography advancements in reducing linewidths 2 All processing to create electric components and circuits rely
Introduction to Semiconductor Physics 1 Prof.P. Ravindran, Department of Physics, Central University of Tamil Nadu, India http://folk.uio.no/ravi/cmp2013 Review of Semiconductor Physics Semiconductor fundamentals
EE 5211 Analog Integrated Circuit Design Hua Tang Fall 2012 Today s topic: 1. Introduction to Analog IC 2. IC Manufacturing (Chapter 2) Introduction What is Integrated Circuit (IC) vs discrete circuits?
Molecular Electronics For Fun and Profit(?) Prof. Geoffrey Hutchison Department of Chemistry University of Pittsburgh email@example.com July 22, 2009 http://hutchison.chem.pitt.edu Moore s Law: Transistor