Designing MIPS Processor
|
|
- Ronald Ray
- 6 years ago
- Views:
Transcription
1 CSE 675.: Introdction to Compter Architectre Designing IPS Processor (lti-cycle) Presentation H Reading Assignment: 5.5,5.6 lti-cycle Design Principles Break p eection of each instrction into steps. The nmber of steps and the tasks in each step are instrction dependent. Each step takes one clock cycle. Balance the amont of work to be done in each clock cycle. Restrict each cycle to se only one major fnctional nit in the data path, or if more than one major fnctional nit sed they shold be sed in parallel. ajor nits are memory, register file and ALU, since we assme that they introdce the most significant delays dring eection of instrctions. We assme all other delays in the wiring is negligible. g. babic Presentation H
2 lti-cycle Design Principles (cont.) Dring eection of any instrction, we may be resing fnctional nits, bt in different steps (clock cycles), e.g. Single memory can be sed for instrction and data, ALU will be sed to compte not only tasks it performed in the single-cycle design (e.g. lw & sw addresses and R-type instrction calclations), bt it will be sed to increment PC (by ) and to calclate branch target address. Control signals will not be determined solely by the instrction in eection (i.e. its op-code and/or fnction code) bt also by the particlar clock cycle the instrction is being eected in. At the end of each cycle dring instrction eection store intermediate vales for se in later cycles. For that prpose, introdce additional internal registers. g. babic Presentation H Elaboration on Work Balance in Each Step Dring any given step it is not allowed to have a serial combination of sage of the major fnctional nits; for eample: It is not allowed that in one step contents of registers are read from the register file and then those contents are sed as operands for ALU in the same step, or It is not allowed that in one step ALU performs a fnction on some operands and its reslt is sed as an address for memory read or write in the same step. This principle is introdced to avoid that any step reqires too mch time, implying that clock cycles have to be of that nnecessary length. Notice that two of the major fnctional nits are allowed to be sed in parallel, e.g. reading contents from a register file and the ALU performing a fnction on nrelated data at the same time. g. babic Presentation H
3 Five Steps In Instrction Eection ajor steps in eection of an instrction are: Instrction Fetch Instrction Decode and Register Fetch Eection, emory Address Comptation, or Branch Completion emory Access or R-type instrction completion Write-back step Not every instrction will have all those steps Or instrctions will take -5 steps, i.e. -5 clock cycles. The first two steps are common to all instrctions. g. babic Presentation H 5 lti-cycle Datapath High Level View Figre 5.5 The se of shared fnctional nits reqires new temporary registers that hold data between clock cycles of the same instrction. The additional registers are: Instrction register (IR), emory data register (DR), A and B registers, ALUot register. 6
4 lti-cycle Datapath Detailed View I o r D e m e m I R R e g D s t R e g A L U S r c A P C A d d r e s s e m o r y e m D a t a [ 5 ] [ 6 ] [ 5 ] [ 5 ] R e g i s t e r s A B Z e r o A L U A L U r e s l t A L U O t [ 5 ] e m o r y 6 S i g n e t e n d S h i f t l e f t A L U c o n t r o l [ 5 ] Figre 5.7 with additions in red e m t o R e g A L U S r c B A L U O p g. babic Presentation H 7 lti-cycle Datapath and Control P C C o n d P C S o r c e P C I o r D e m O t p t s A L U O p A L U S r c B e m C o n t r o l A L U S r c A e m t o R e g R e g P C A d d r e s s e m o r y e m D a t a [ - 6 ] [ 5 ] [ 6 ] [ 5 ] [ 5 ] e m o r y I R [ 5 ] O p [ 5 ] R e g D s t [ 5 ] 6 8 S h i f t 6 R e g i s t e r s S i g n e t e n d S h i f t l e f t A B A L U c o n t r o l l e f t P C [ - 8 ] Z e r o A L U A L U r e s l t J m p a d d r e s s [ - ] A L U O t [ 5 ] Figre 5.8 g. babic Presentation H 8
5 Step : Instrction Fetch Use PC to get instrction and pt it in the Instrction Register, i.e. IR emory[pc]; IorD=, emread, IRWrite Increment the PC by and pt the reslt back in the PC, i.e. PC [PC] + ; ALUSrcA=, ALUSrcB=, ALUOp=, PCSorce=, PCWrite Here are rles for signals that are omitted: If signal for m is not stated, it is don t care If ALU signals are not stated, they are don t care If emread, emwrite, RegWrite, IRWrite, PCWrite or PCWriteCond is not stated, it is nasserted, i.e. logical. g. babic Presentation H 9 Step : Instrction Decode & Register Fetch We aren't setting any control lines based on the instrction type, since we are bsy "decoding" it in or control logic. Read registers rs and rt in case we need them: A Reg[IR[5-]]; B Reg[IR[-6]]; Done atomatically Compte the branch address in case the instrction is a branch: ALUOt PC + (sign-etend(ir[5-]) << ); ALUSrcA=, ALUSrcB=, ALUOp= g. babic Presentation H 5
6 Step : Eecte, em Addr, Branch ALU is performing one of three fnctions, based on instrction type emory Reference (lw or sw): ALUOt A + sign-etend(ir[5-]); ALUSrcA=, ALUSrcB=, ALUop= R-type: ALUOt A op B; ALUSrcA=, ALUSrcB=, ALUp= Branch on Eqal: if (A==B) PC ALUOt; ALUSrcA=, ALUSrcB=, ALUp= PCSorce=, PCWriteCond Note: beq instrction is done, ths this instrction reqires clock cycles to eecte. g. babic Presentation H Steps and 5: Instrction Dependent Step : R-type and emory Access Loads and stores access memory DR emory[aluot] (load); or emory[aluot] B (store); R-type instrctions finish Reg[IR[5-]] ALUOt; IorD=, emread IorD=, emwrite RegDst=, emtoreg=, RegWrite Register write actally takes place at the end of the cycle on the falling edge Store and R-type instrctions are done in clock cycles Step 5: Write back (load only) RegDst=, emtoreg=, Reg[IR[-6]] DR RegWrite g. babic Presentation H 6
7 Smmary of Instrction Eections Figre 5. Step name Action for R-type instrctions Action for memory-reference instrctions Action for branches Action for jmps Instrction fetch IR emory[pc] PC PC + Instrction decode/register fetch A Reg [IR[5-]] B Reg [IR[-6]] ALUOt PC + (sign-etend (IR[5-]) << ) Eection, address ALUOt A op B ALUOt A + sign-etend if (A ==B) then PC PC [-8] II comptation, branch/ (IR[5-]) PC ALUOt (IR[5-]<<) jmp completion emory access or R-type Reg [IR[5-]] Load: DR emory[aluot] completion ALUOt or Store: emory [ALUOt] B emory read completion Load: Reg[IR[-6]] DR Note: Jmp instrction added: PCSorce=, PCWrite g. babic Presentation H Implementing Control Vales of control signals are dependent on: what instrction is being eected and which step (i.e. clock cycle) is being performed. Use the information we ve accmlated to specify a finite state machine FS: specify the finite state machine graphically, or se microprogramming. Then, an implementation can be derived from specification. g. babic Presentation H 7
8 Finite State achines N e t s t a t e Figre B.. C r r e n t s t a t e N e t - s t a t e f n c t i o n C l o c k I n p t s O t p t f n c t i o n O t p t s A crrent state is kept in the Crrent state register. Net state fnction and Otpt fnction are determined by Crrent state and Inpts. In or case, Otpt fnction is based only on Crrent state. g. babic Presentation H 5 Finite State achine Graph for Control Unit e m o r y a d d r e s s c o m p t a t i o n A L U S r c A = A L U S r c B = A L U O p = d e c o d e / f e t c h f e t c h e m A L U S r c A = I o r D = A L U S r c A = S t a r t I R A L U S r c B = A L U S r c B = A L U O p = A L U O p = P C ( O p = ' L W ' ) o r ( O p = ' S W ' ) P C S o r c e = ( O p = R - t y p e ) B r a n c h E e c t i o n c o m p l e t i o n ( O p = ' B E Q ' ) J m p c o m p l e t i o n A L U S r c A = A L U S r c A = A L U S r c B = P C A L U S r c B = A L U O p = P C S o r c e = A L U O p = P C C o n d P C S o r c e = ( O p = ' J ' ) ( O p = ' L W ' ) e m o r y a c c e s s e m o r y a c c e s s R - t y p e c o m p l e t i o n 5 7 Figre 5.8 e m I o r D = e m I o r D = R e g D s t = R e g e m t o R e g = - b a c k s t e p R e g D s t = R e g e m t o R e g = g. babic Presentation H 6 8
9 Implementation of FS for Control Unit P C P C C o n d I o r D e m e m C o n t r o l l o g i c I R e m t o R e g P C S o r c e O t p t s A L U O p A L U S r c B A L U S r c A R e g R e g D s t Figre C.. I n p t s N S N S N S N S O p 5 O p O p O p O p O p S S S S o p c o d e f i e l d S t a t e g. babic Presentation H 7 IPS Interrpt Processing We are implementing processing of only two eceptions: illegal op- code and integer overflow. When any of the eceptions occrs, IPS processor processes the eception (as any other interrpt) in the following steps: Step : EPC register gets a vale eqal to address of a falty instrction. Step.: PC 88 6 Case register a code of the eception illegal op-code = integer overflow = Step. Processor is now rnning in Kernel mode. Note: we are not implementing step. g. babic Presentation H 8 9
10 lti-cycle Datapath for Eception Handling P C C o n d P C O t p t s I o r D C a s e I n t C a s e E P C P C S o r c e e m A L U O p e m e m t o R e g I R W r t e C o n t r o l O p [ 5 ] A L U S r c B A L U S r c A R e g R e g D s t Overflow P C A d d r e s s e m o r y e m D a t a [ 5 ] 6 8 Add zeros [ - 6 ] ALU [ - 8 ] [ 5 ] [ 6 ] [ 5 ] [ 5 ] e m o r y [ 5 ] 6 R e g i s t e r s S i g n e t e n d S h i f t l e f t A B A L U c o n t r o l Z e r o A L U A L U r e s l t J m p a d d r e s s [ - ] 8 O 8 A L U O t E P C C a s e [ 5 ] Figre 5.9 with corrections in red g. babic Presentation H 9 FS Graph with Eception Handling e m o r y a d d r e s s c o m p t a t i o n A L U S r c A = A L U S r c B = A L U O p = S t a r t ( O p = ' L W ' ) o r ( O p = ' S W ' ) 6 d e c o d e / f e t c h R e g i s t e r f e t c h e m A L U S r c A = I o r D = A L U S r c A = I R A L U S r c B = A L U S r c B = A L U O p = A L U O p = P C P C S o r c e = E e c t i o n A L U S r c A = A L U S r c B = A L U O p = 8 ( O p = R - t y p e ) B r a n c h c o m p l e t i o n A L U S r c A = A L U S r c B = A L U O p = P C C o n d P C S o r c e = ( O p = ' B E Q ' ) 9 ( O p = ' J ' ) ALUOp= ( O p = o t h e r ) J m p c o m p l e t i o n P C P C S o r c e = ALUSrcA= ALUSrcB= ( O p = ' L W ' ) e m o r y a c c e s s 5 e m I o r D = e m o r y a c c e s s R - t y p e c o m p l e t i o n I n t C a s e = 7 C a s e R e g D s t = A L U S r c A = e m R e g O v e r f l o w A L U S r c B = I o r D = e m t o R e g = A L U O p = E P C P C P C S o r c e = I n t C a s e = C a s e A L U S r c A = A L U S r c B = A L U O p = E P C P C P C S o r c e = - b a c k s t e p O v e r f l o w R e g e m t o R e g = R e g D s t = Figre 5. with additions in red g. babic Presentation H
Topics: A multiple cycle implementation. Distributed Notes
COSC 22: Compter Organization Instrctor: Dr. Amir Asif Department of Compter Science York University Handot # lticycle Implementation of a IPS Processor Topics: A mltiple cycle implementation Distribted
More informationInstruction register. Data. Registers. Register # Memory data register
Where we are headed Single Cycle Problems: what if we had a more complicated instrction like floating point? wastefl of area One Soltion: se a smaller cycle time have different instrctions take different
More informationReview. Combined Datapath
Review Topics:. A single cycle implementation 2. State Diagrams. A mltiple cycle implementation COSC 22: Compter Organization Instrctor: Dr. Amir Asif Department of Compter Science York University Handot
More informationDesigning Single-Cycle MIPS Processor
CSE 32: Introdction to Compter Architectre Designing Single-Cycle IPS Processor Presentation G Stdy:.-. Gojko Babić 2/9/28 Introdction We're now ready to look at an implementation of the system that incldes
More informationCSE Computer Architecture I
Execution Sequence Summary CSE 30321 Computer Architecture I Lecture 17 - Multi Cycle Control Michael Niemier Department of Computer Science and Engineering Step name Instruction fetch Instruction decode/register
More informationLecture 12: Pipelined Implementations: Control Hazards and Resolutions
18-447 Lectre 12: Pipelined Implementations: Control Hazards and Resoltions S 09 L12-1 James C. Hoe Dept of ECE, CU arch 2, 2009 Annoncements: Spring break net week!! Project 2 de the week after spring
More informationCPU DESIGN The Single-Cycle Implementation
22 ompter Organization Seqential vs. ombinational ircits Digital circits can be classified into two categories: DESIGN The Single-ycle Implementation. ombinational ircits: m, 2. Seqential ircits: flip-flops,
More informationLecture 9: Control Hazard and Resolution. James C. Hoe Department of ECE Carnegie Mellon University
18 447 Lectre 9: Control Hazard and Resoltion James C. Hoe Department of ECE Carnegie ellon University 18 447 S18 L09 S1, James C. Hoe, CU/ECE/CALC, 2018 Yor goal today Hosekeeping simple control flow
More informationConcepts Introduced. Digital Electronics. Logic Blocks. Truth Tables
Concepts Introdced Digital Electronics trth tables, logic eqations, and gates combinational logic seqential logic Digital electronics operate at either high or low voltage. Compters se a binary representation
More informationL07-L09 recap: Fundamental lesson(s)!
L7-L9 recap: Fundamental lesson(s)! Over the next 3 lectures (using the IPS ISA as context) I ll explain:! How functions are treated and processed in assembly! How system calls are enabled in assembly!
More information中村宏 工学部計数工学科 情報理工学系研究科システム情報学専攻 計算システム論第 2 1
計算システム論第 2 (3 章 ) 中村宏 工学部計数工学科 情報理工学系研究科システム情報学専攻 計算システム論第 2 IPS Assembly Langage ( 抜粋 ) IPS operands Name Eample Comments $s-$s7, $t-$t9, $zero, Fast locations for data. In IPS, data mst be in registers
More informationPipelined Datapath. Reading. Sections Practice Problems: 1, 3, 8, 12 (2) Lecture notes from MKP, H. H. Lee and S.
Pipelined Datapath Lectre notes from KP, H. H. Lee and S. Yalamanchili Sections 4.5 4. Practice Problems:, 3, 8, 2 Reading (2) Pipeline Performance Assme time for stages is v ps for register read or write
More informationComputer Architecture Lecture 5: ISA Wrap-Up and Single-Cycle Microarchitectures
8-447 Compter Architectre Lectre 5: ISA Wrap-Up and Single-Cycle icroarchitectres Prof. Onr tl Carnegie ellon University Spring 22, /25/22 Homework Was de Wednesday! 34 received 2 Reminder: Homeworks for
More informationComputer Engineering Department. CC 311- Computer Architecture. Chapter 4. The Processor: Datapath and Control. Single Cycle
Computer Engineering Department CC 311- Computer Architecture Chapter 4 The Processor: Datapath and Control Single Cycle Introduction The 5 classic components of a computer Processor Input Control Memory
More informationCPU DESIGN The Single-Cycle Implementation
CSE 202 Computer Organization CPU DESIGN The Single-Cycle Implementation Shakil M. Khan (adapted from Prof. H. Roumani) Dept of CS & Eng, York University Sequential vs. Combinational Circuits Digital circuits
More informationPipeline Datapath. With some slides from: John Lazzaro and Dan Garcia
Pipeline Datapath With some slides from: John Lazzaro and Dan Garcia The single cycle CPU Instrction [25 ] Shift Jmp address [3 ] left 2 26 28 PC+ [3 28] Instrction [3 26] Control RegDst Jmp Branch em
More informationDesign of Digital Circuits Lecture 14: Microprogramming. Prof. Onur Mutlu ETH Zurich Spring April 2017
Design of Digital Circuits Lecture 4: Microprogramming Prof. Onur Mutlu ETH Zurich Spring 27 7 April 27 Agenda for Today & Next Few Lectures! Single-cycle Microarchitectures! Multi-cycle and Microprogrammed
More informationProcessor Design & ALU Design
3/8/2 Processor Design A. Sahu CSE, IIT Guwahati Please be updated with http://jatinga.iitg.ernet.in/~asahu/c22/ Outline Components of CPU Register, Multiplexor, Decoder, / Adder, substractor, Varity of
More informationProject Two RISC Processor Implementation ECE 485
Project Two RISC Processor Implementation ECE 485 Chenqi Bao Peter Chinetti November 6, 2013 Instructor: Professor Borkar 1 Statement of Problem This project requires the design and test of a RISC processor
More informationProblem Class 4. More State Machines (Problem Sheet 3 con t)
Problem Class 4 More State Machines (Problem Sheet 3 con t) Peter Cheng Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.imperial.ac.k/pcheng/ee2_digital/ E-mail: p.cheng@imperial.ac.k
More informationPipeline Datapath. With some slides from: John Lazzaro and Dan Garcia
Pipeline path With some slides from: John Lazzaro and Dan Garcia Gotta Do Landry Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, fold, and pt away Washer takes 3 mintes A B C D Dryer
More informationChapter 4 Supervised learning:
Chapter 4 Spervised learning: Mltilayer Networks II Madaline Other Feedforward Networks Mltiple adalines of a sort as hidden nodes Weight change follows minimm distrbance principle Adaptive mlti-layer
More informationPipelining. Traditional Execution. CS 365 Lecture 12 Prof. Yih Huang. add ld beq CS CS 365 2
Pipelining CS 365 Lecture 12 Prof. Yih Huang CS 365 1 Traditional Execution 1 2 3 4 1 2 3 4 5 1 2 3 add ld beq CS 365 2 1 Pipelined Execution 1 2 3 4 5 1 2 3 4 5 1 2 3 4 5 1 2 3 4 5 1 2 3 4 5 1 2 3 4 5
More informationCSE Computer Architecture I
Single cycle Conrol Implemenaion CSE 332 Compuer Archiecure I l x I Lecure 7 - uli Cycle achines i i [ ] I I r l ichael Niemier Deparmen of Compuer Science and Engineering I ] i X.S. Hu 5- X.S. Hu 5-2
More informationFast Path-Based Neural Branch Prediction
Fast Path-Based Neral Branch Prediction Daniel A. Jiménez http://camino.rtgers.ed Department of Compter Science Rtgers, The State University of New Jersey Overview The context: microarchitectre Branch
More informationUNCERTAINTY FOCUSED STRENGTH ANALYSIS MODEL
8th International DAAAM Baltic Conference "INDUSTRIAL ENGINEERING - 19-1 April 01, Tallinn, Estonia UNCERTAINTY FOCUSED STRENGTH ANALYSIS MODEL Põdra, P. & Laaneots, R. Abstract: Strength analysis is a
More informationOutcomes. Spiral 1 / Unit 2. Boolean Algebra BOOLEAN ALGEBRA INTRO. Basic Boolean Algebra Logic Functions Decoders Multiplexers
-2. -2.2 piral / Unit 2 Basic Boolean Algebra Logic Functions Decoders Multipleers Mark Redekopp Outcomes I know the difference between combinational and sequential logic and can name eamples of each.
More information61C In the News. Processor Design: 5 steps
www.eetimes.com/electronics-news/23235/thailand-floods-take-toll-on--makers The Thai floods have already claimed the lives of hundreds of pele, with tens of thousands more having had to flee their homes
More informationSection 7.4: Integration of Rational Functions by Partial Fractions
Section 7.4: Integration of Rational Fnctions by Partial Fractions This is abot as complicated as it gets. The Method of Partial Fractions Ecept for a few very special cases, crrently we have no way to
More informationCPSC 3300 Spring 2017 Exam 2
CPSC 3300 Spring 2017 Exam 2 Name: 1. Matching. Write the correct term from the list into each blank. (2 pts. each) structural hazard EPIC forwarding precise exception hardwired load-use data hazard VLIW
More informationImplementing the Controller. Harvard-Style Datapath for DLX
6.823, L6--1 Implementing the Controller Laboratory for Computer Science M.I.T. http://www.csg.lcs.mit.edu/6.823 6.823, L6--2 Harvard-Style Datapath for DLX Src1 ( j / ~j ) Src2 ( R / RInd) RegWrite MemWrite
More information[2] Predicting the direction of a branch is not enough. What else is necessary?
[2] What are the two main ways to define performance? [2] Predicting the direction of a branch is not enough. What else is necessary? [2] The power consumed by a chip has increased over time, but the clock
More informationCDS 110b: Lecture 1-2 Introduction to Optimal Control
CDS 110b: Lectre 1-2 Introdction to Optimal Control Richard M. Mrray 4 Janary 2006 Goals: Introdce the problem of optimal control as method of trajectory generation State the maimm principle and give eamples
More informationLecture Notes On THEORY OF COMPUTATION MODULE - 2 UNIT - 2
BIJU PATNAIK UNIVERSITY OF TECHNOLOGY, ODISHA Lectre Notes On THEORY OF COMPUTATION MODULE - 2 UNIT - 2 Prepared by, Dr. Sbhend Kmar Rath, BPUT, Odisha. Tring Machine- Miscellany UNIT 2 TURING MACHINE
More informationChapter 3 MATHEMATICAL MODELING OF DYNAMIC SYSTEMS
Chapter 3 MATHEMATICAL MODELING OF DYNAMIC SYSTEMS 3. System Modeling Mathematical Modeling In designing control systems we mst be able to model engineered system dynamics. The model of a dynamic system
More information3. (2) What is the difference between fixed and hybrid instructions?
1. (2 pts) What is a "balanced" pipeline? 2. (2 pts) What are the two main ways to define performance? 3. (2) What is the difference between fixed and hybrid instructions? 4. (2 pts) Clock rates have grown
More informationCSCI-564 Advanced Computer Architecture
CSCI-564 Advanced Computer Architecture Lecture 8: Handling Exceptions and Interrupts / Superscalar Bo Wu Colorado School of Mines Branch Delay Slots (expose control hazard to software) Change the ISA
More informationComputer Architecture
Lecture 2: Iakovos Mavroidis Computer Science Department University of Crete 1 Previous Lecture CPU Evolution What is? 2 Outline Measurements and metrics : Performance, Cost, Dependability, Power Guidelines
More information[2] Predicting the direction of a branch is not enough. What else is necessary?
[2] When we talk about the number of operands in an instruction (a 1-operand or a 2-operand instruction, for example), what do we mean? [2] What are the two main ways to define performance? [2] Predicting
More informationTechnical Note. ODiSI-B Sensor Strain Gage Factor Uncertainty
Technical Note EN-FY160 Revision November 30, 016 ODiSI-B Sensor Strain Gage Factor Uncertainty Abstract Lna has pdated or strain sensor calibration tool to spport NIST-traceable measrements, to compte
More informationSpiral 1 / Unit 3
-3. Spiral / Unit 3 Minterm and Maxterms Canonical Sums and Products 2- and 3-Variable Boolean Algebra Theorems DeMorgan's Theorem Function Synthesis use Canonical Sums/Products -3.2 Outcomes I know the
More informationBuilding a Computer. Quiz #2 on 10/31, open book and notes. (This is the last lecture covered) I wonder where this goes? L16- Building a Computer 1
Building a Computer I wonder where this goes? B LU MIPS Kit Quiz # on /3, open book and notes (This is the last lecture covered) Comp 4 Fall 7 /4/7 L6- Building a Computer THIS IS IT! Motivating Force
More informationEC 413 Computer Organization
EC 413 Computer Organization rithmetic Logic Unit (LU) and Register File Prof. Michel. Kinsy Computing: Computer Organization The DN of Modern Computing Computer CPU Memory System LU Register File Disks
More informationFRTN10 Exercise 12. Synthesis by Convex Optimization
FRTN Exercise 2. 2. We want to design a controller C for the stable SISO process P as shown in Figre 2. sing the Yola parametrization and convex optimization. To do this, the control loop mst first be
More information4. (3) What do we mean when we say something is an N-operand machine?
1. (2) What are the two main ways to define performance? 2. (2) When dealing with control hazards, a prediction is not enough - what else is necessary in order to eliminate stalls? 3. (3) What is an "unbalanced"
More informationEXPT. 5 DETERMINATION OF pk a OF AN INDICATOR USING SPECTROPHOTOMETRY
EXPT. 5 DETERMITIO OF pk a OF IDICTOR USIG SPECTROPHOTOMETRY Strctre 5.1 Introdction Objectives 5.2 Principle 5.3 Spectrophotometric Determination of pka Vale of Indicator 5.4 Reqirements 5.5 Soltions
More informationFRÉCHET KERNELS AND THE ADJOINT METHOD
PART II FRÉCHET KERNES AND THE ADJOINT METHOD 1. Setp of the tomographic problem: Why gradients? 2. The adjoint method 3. Practical 4. Special topics (sorce imaging and time reversal) Setp of the tomographic
More informationDepartment of Industrial Engineering Statistical Quality Control presented by Dr. Eng. Abed Schokry
Department of Indstrial Engineering Statistical Qality Control presented by Dr. Eng. Abed Schokry Department of Indstrial Engineering Statistical Qality Control C and U Chart presented by Dr. Eng. Abed
More information1. (2 )Clock rates have grown by a factor of 1000 while power consumed has only grown by a factor of 30. How was this accomplished?
1. (2 )Clock rates have grown by a factor of 1000 while power consumed has only grown by a factor of 30. How was this accomplished? 2. (2 )What are the two main ways to define performance? 3. (2 )What
More informationOn the circuit complexity of the standard and the Karatsuba methods of multiplying integers
On the circit complexity of the standard and the Karatsba methods of mltiplying integers arxiv:1602.02362v1 [cs.ds] 7 Feb 2016 Igor S. Sergeev The goal of the present paper is to obtain accrate estimates
More informationAssignment Fall 2014
Assignment 5.086 Fall 04 De: Wednesday, 0 December at 5 PM. Upload yor soltion to corse website as a zip file YOURNAME_ASSIGNMENT_5 which incldes the script for each qestion as well as all Matlab fnctions
More informationReducing Conservatism in Flutterometer Predictions Using Volterra Modeling with Modal Parameter Estimation
JOURNAL OF AIRCRAFT Vol. 42, No. 4, Jly Agst 2005 Redcing Conservatism in Fltterometer Predictions Using Volterra Modeling with Modal Parameter Estimation Rick Lind and Joao Pedro Mortaga University of
More informationA Note on Johnson, Minkoff and Phillips Algorithm for the Prize-Collecting Steiner Tree Problem
A Note on Johnson, Minkoff and Phillips Algorithm for the Prize-Collecting Steiner Tree Problem Palo Feofiloff Cristina G. Fernandes Carlos E. Ferreira José Coelho de Pina September 04 Abstract The primal-dal
More informationModel Predictive Control Based Energy Management Algorithm for a Hybrid Excavator
ISSN 8-536 ISRN LUTFD/TFRT--585--SE Model redictive Control Based Energy Management Algorithm for a Hybrid Ecavator atri Thring Department of Atomatic Control Lnd University October 8 Lnd University Department
More informationCHAPTER log 2 64 = 6 lines/mux or decoder 9-2.* C = C 8 V = C 8 C * 9-4.* (Errata: Delete 1 after problem number) 9-5.
CHPTER 9 2008 Pearson Education, Inc. 9-. log 2 64 = 6 lines/mux or decoder 9-2.* C = C 8 V = C 8 C 7 Z = F 7 + F 6 + F 5 + F 4 + F 3 + F 2 + F + F 0 N = F 7 9-3.* = S + S = S + S S S S0 C in C 0 dder
More informationPulses on a Struck String
8.03 at ESG Spplemental Notes Plses on a Strck String These notes investigate specific eamples of transverse motion on a stretched string in cases where the string is at some time ndisplaced, bt with a
More informationChapter 2 Difficulties associated with corners
Chapter Difficlties associated with corners This chapter is aimed at resolving the problems revealed in Chapter, which are cased b corners and/or discontinos bondar conditions. The first section introdces
More informationIntrodction Finite elds play an increasingly important role in modern digital commnication systems. Typical areas of applications are cryptographic sc
A New Architectre for a Parallel Finite Field Mltiplier with Low Complexity Based on Composite Fields Christof Paar y IEEE Transactions on Compters, Jly 996, vol 45, no 7, pp 856-86 Abstract In this paper
More informationDesign. Dr. A. Sahu. Indian Institute of Technology Guwahati
CS222: Processor Design: Multi Cycle Design Dr. A. Sahu Dept of Comp. Sc. & Engg. Indian Institute of Technology Guwahati Mid Semester Exam Multi Cycle design Outline Clock periods in single cycle and
More informationTEST 1 REVIEW. Lectures 1-5
TEST 1 REVIEW Lectures 1-5 REVIEW Test 1 will cover lectures 1-5. There are 10 questions in total with the last being a bonus question. The questions take the form of short answers (where you are expected
More information1. Tractable and Intractable Computational Problems So far in the course we have seen many problems that have polynomial-time solutions; that is, on
. Tractable and Intractable Comptational Problems So far in the corse we have seen many problems that have polynomial-time soltions; that is, on a problem instance of size n, the rnning time T (n) = O(n
More informationReview: Single-Cycle Processor. Limits on cycle time
Review: Single-Cycle Processor Jump 3:26 5: MemtoReg Control Unit LUControl 2: Op Funct LUSrc RegDst PCJump PC 4 uction + PCPlus4 25:2 2:6 2:6 5: 5: 2 3 WriteReg 4: Src Src LU Zero LUResult Write + PC
More informationScheduling parallel jobs to minimize the makespan
J Sched (006) 9:433 45 DOI 10.1007/s10951-006-8497-6 Schedling parallel jobs to minimize the makespan Berit Johannes C Springer Science + Bsiness Media, LLC 006 Abstract We consider the NP-hard problem
More informationClassify by number of ports and examine the possible structures that result. Using only one-port elements, no more than two elements can be assembled.
Jnction elements in network models. Classify by nmber of ports and examine the possible strctres that reslt. Using only one-port elements, no more than two elements can be assembled. Combining two two-ports
More informationOnline Solution of State Dependent Riccati Equation for Nonlinear System Stabilization
> REPLACE American HIS Control LINE Conference WIH YOUR PAPER IDENIFICAION NUMBER (DOUBLE-CLICK HERE O EDI) FrC3. Marriott Waterfront, Baltimore, MD, USA Jne 3-Jly, Online Soltion of State Dependent Riccati
More informationStep-Size Bounds Analysis of the Generalized Multidelay Adaptive Filter
WCE 007 Jly - 4 007 London UK Step-Size onds Analysis of the Generalized Mltidelay Adaptive Filter Jnghsi Lee and Hs Chang Hang Abstract In this paper we analyze the bonds of the fixed common step-size
More informationLab Manual for Engrd 202, Virtual Torsion Experiment. Aluminum module
Lab Manal for Engrd 202, Virtal Torsion Experiment Alminm modle Introdction In this modle, o will perform data redction and analsis for circlar cross section alminm samples. B plotting the torqe vs. twist
More informationECE290 Fall 2012 Lecture 22. Dr. Zbigniew Kalbarczyk
ECE290 Fall 2012 Lecture 22 Dr. Zbigniew Kalbarczyk Today LC-3 Micro-sequencer (the control store) LC-3 Micro-programmed control memory LC-3 Micro-instruction format LC -3 Micro-sequencer (the circuitry)
More informationA Second Datapath Example YH16
A Second Datapath Example YH16 Lecture 09 Prof. Yih Huang S365 1 A 16-Bit Architecture: YH16 A word is 16 bit wide 32 general purpose registers, 16 bits each Like MIPS, 0 is hardwired zero. 16 bit P 16
More informationVIBRATION MEASUREMENT UNCERTAINTY AND RELIABILITY DIAGNOSTICS RESULTS IN ROTATING SYSTEMS
VIBRATIO MEASUREMET UCERTAITY AD RELIABILITY DIAGOSTICS RESULTS I ROTATIG SYSTEMS. Introdction M. Eidkevicite, V. Volkovas anas University of Technology, Lithania The rotating machinery technical state
More informationControl. Control. the ALU. ALU control signals 11/4/14. Next: control. We built the instrument. Now we read music and play it...
// CS 2, Fall 2! CS 2, Fall 2! We built the instrument. Now we read music and play it... A simple implementa/on uc/on uct r r 2 Write r Src Src Extend 6 Mem Next: path 7-2 CS 2, Fall 2! signals CS 2, Fall
More informationPC1 PC4 PC2 PC3 PC5 PC6 PC7 PC8 PC
Accracy verss interpretability in exible modeling: implementing a tradeo sing Gassian process models Tony A. Plate (tap@mcs.vw.ac.nz) School of Mathematical and Compting Sciences Victoria University of
More informationMath 144 Activity #10 Applications of Vectors
144 p 1 Math 144 Actiity #10 Applications of Vectors In the last actiity, yo were introdced to ectors. In this actiity yo will look at some of the applications of ectors. Let the position ector = a, b
More informationA New Approach to Direct Sequential Simulation that Accounts for the Proportional Effect: Direct Lognormal Simulation
A ew Approach to Direct eqential imlation that Acconts for the Proportional ffect: Direct ognormal imlation John Manchk, Oy eangthong and Clayton Detsch Department of Civil & nvironmental ngineering University
More informationEXAMPLES 4/12/2018. The MIPS Pipeline. Hazard Summary. Show the pipeline diagram. Show the pipeline diagram. Pipeline Datapath and Control
The MIPS Pipeline CSCI206 - Computer Organization & Programming Pipeline Datapath and Control zybook: 11.6 Developed and maintained by the Bucknell University Computer Science Department - 2017 Hazard
More informationINPUT-OUTPUT APPROACH NUMERICAL EXAMPLES
INPUT-OUTPUT APPROACH NUMERICAL EXAMPLES EXERCISE s consider the linear dnamical sstem of order 2 with transfer fnction with Determine the gain 2 (H) of the inpt-otpt operator H associated with this sstem.
More informationMicroprocessor Power Analysis by Labeled Simulation
Microprocessor Power Analysis by Labeled Simulation Cheng-Ta Hsieh, Kevin Chen and Massoud Pedram University of Southern California Dept. of EE-Systems Los Angeles CA 989 Outline! Introduction! Problem
More informationDynamic Optimization of First-Order Systems via Static Parametric Programming: Application to Electrical Discharge Machining
Dynamic Optimization of First-Order Systems via Static Parametric Programming: Application to Electrical Discharge Machining P. Hgenin*, B. Srinivasan*, F. Altpeter**, R. Longchamp* * Laboratoire d Atomatiqe,
More informationPREDICTABILITY OF SOLID STATE ZENER REFERENCES
PREDICTABILITY OF SOLID STATE ZENER REFERENCES David Deaver Flke Corporation PO Box 99 Everett, WA 986 45-446-6434 David.Deaver@Flke.com Abstract - With the advent of ISO/IEC 175 and the growth in laboratory
More informationFormal Verification of Systems-on-Chip
Formal Verification of Systems-on-Chip Wolfgang Kunz Department of Electrical & Computer Engineering University of Kaiserslautern, Germany Slide 1 Industrial Experiences Formal verification of Systems-on-Chip
More informationClock T FF1 T CL1 T FF2 T T T FF T T FF T CL T FF T CL T FF T T FF T T FF T CL. T cyc T H. Clock T FF T T FF T CL T FF T T FF T CL.
etup TA 60 c, vcc 3v Hold TA 30 c, vcc 5v Tkew TL TL TH FF FF 2 T cyc T H T L Clock TpdFF 2 TpdCL2Tetup FF Tcyc TL 2 2 TpdFF TpdCL Tetup FF2 TH 2 T FF T T FF T CL Hold L cd cd T FF T T FF T CL Hold L cd
More informationCOMPARATIVE STUDY OF ROBUST CONTROL TECHNIQUES FOR OTTO-CYCLE MOTOR CONTROL
ACM Symposim Series in Mechatronics - Vol. - pp.76-85 Copyright c 28 by ACM COMPARATIVE STUDY OF ROUST CONTROL TECHNIQUES FOR OTTO-CYCLE MOTOR CONTROL Marcos Salazar Francisco, marcos.salazar@member.isa.org
More informationConvergence analysis of ant colony learning
Delft University of Technology Delft Center for Systems and Control Technical report 11-012 Convergence analysis of ant colony learning J van Ast R Babška and B De Schtter If yo want to cite this report
More informationFigure 4.9 MARIE s Datapath
Term Control Word Microoperation Hardwired Control Microprogrammed Control Discussion A set of signals that executes a microoperation. A register transfer or other operation that the CPU can execute in
More informationWe automate the bivariate change-of-variables technique for bivariate continuous random variables with
INFORMS Jornal on Compting Vol. 4, No., Winter 0, pp. 9 ISSN 09-9856 (print) ISSN 56-558 (online) http://dx.doi.org/0.87/ijoc.046 0 INFORMS Atomating Biariate Transformations Jeff X. Yang, John H. Drew,
More informationECE 3401 Lecture 23. Pipeline Design. State Table for 2-Cycle Instructions. Control Unit. ISA: Instruction Specifications (for reference)
ECE 3401 Lecture 23 Pipeline Design Control State Register Combinational Control Logic New/ Modified Control Word ISA: Instruction Specifications (for reference) P C P C + 1 I N F I R M [ P C ] E X 0 PC
More informationReflections on a mismatched transmission line Reflections.doc (4/1/00) Introduction The transmission line equations are given by
Reflections on a mismatched transmission line Reflections.doc (4/1/00) Introdction The transmission line eqations are given by, I z, t V z t l z t I z, t V z, t c z t (1) (2) Where, c is the per-nit-length
More informationDiscontinuous Fluctuation Distribution for Time-Dependent Problems
Discontinos Flctation Distribtion for Time-Dependent Problems Matthew Hbbard School of Compting, University of Leeds, Leeds, LS2 9JT, UK meh@comp.leeds.ac.k Introdction For some years now, the flctation
More informationCalculations involving a single random variable (SRV)
Calclations involving a single random variable (SRV) Example of Bearing Capacity q φ = 0 µ σ c c = 100kN/m = 50kN/m ndrained shear strength parameters What is the relationship between the Factor of Safety
More informationLecture 13: Sequential Circuits, FSM
Lecture 13: Sequential Circuits, FSM Today s topics: Sequential circuits Finite state machines 1 Clocks A microprocessor is composed of many different circuits that are operating simultaneously if each
More informationElements of Coordinate System Transformations
B Elements of Coordinate System Transformations Coordinate system transformation is a powerfl tool for solving many geometrical and kinematic problems that pertain to the design of gear ctting tools and
More informationI block CLK 1 CLK 2. Oscillator - Delay block. circuit. US Al. Jun.28,2011 P21 P11 P22 P12. PlN P2N. (19) United States
(19) United States c12) Patent Application Pblication Wang et al. 111111 1111111111111111111111111111111111111111111111111111111111111111111111111111 US 21227143Al (1) Pb. o.: US 212/27143 A1 (43) Pb.
More informationDecoder Error Probability of MRD Codes
Decoder Error Probability of MRD Codes Maximilien Gadolea Department of Electrical and Compter Engineering Lehigh University Bethlehem, PA 18015 USA E-mail: magc@lehighed Zhiyan Yan Department of Electrical
More informationu P(t) = P(x,y) r v t=0 4/4/2006 Motion ( F.Robilliard) 1
y g j P(t) P(,y) r t0 i 4/4/006 Motion ( F.Robilliard) 1 Motion: We stdy in detail three cases of motion: 1. Motion in one dimension with constant acceleration niform linear motion.. Motion in two dimensions
More informationIII. Demonstration of a seismometer response with amplitude and phase responses at:
GG5330, Spring semester 006 Assignment #1, Seismometry and Grond Motions De 30 Janary 006. 1. Calibration Of A Seismometer Using Java: A really nifty se of Java is now available for demonstrating the seismic
More informationEnrico Nardelli Logic Circuits and Computer Architecture
Enrico Nardelli Logic Circuits and Computer Architecture Appendix B The design of VS0: a very simple CPU Rev. 1.4 (2009-10) by Enrico Nardelli B - 1 Instruction set Just 4 instructions LOAD M - Copy into
More informationNCU EE -- DSP VLSI Design. Tsung-Han Tsai 1
NCU EE -- DSP VLSI Design. Tsung-Han Tsai 1 Multi-processor vs. Multi-computer architecture µp vs. DSP RISC vs. DSP RISC Reduced-instruction-set Register-to-register operation Higher throughput by using
More informationEssentials of optimal control theory in ECON 4140
Essentials of optimal control theory in ECON 4140 Things yo need to know (and a detail yo need not care abot). A few words abot dynamic optimization in general. Dynamic optimization can be thoght of as
More informationFEA Solution Procedure
EA Soltion Procedre (demonstrated with a -D bar element problem) EA Procedre for Static Analysis. Prepare the E model a. discretize (mesh) the strctre b. prescribe loads c. prescribe spports. Perform calclations
More informationLecture: Corporate Income Tax - Unlevered firms
Lectre: Corporate Income Tax - Unlevered firms Ltz Krschwitz & Andreas Löffler Disconted Cash Flow, Section 2.1, Otline 2.1 Unlevered firms Similar companies Notation 2.1.1 Valation eqation 2.1.2 Weak
More information