Cmpt 250 Unsigned Numbers January 11, 2008
|
|
- Lizbeth Garrett
- 6 years ago
- Views:
Transcription
1 Cmt 25 Unsined Numbers Januar, 28 These notes serve two uroses in the contet of Cmt 25: as we develo the basic desin of an inteer ALU, we ll review the basics of number reresentation and combinational loic desin. Reresentation and Addition of Unsined Numbers First, let s review the reresentation of unsined inteers in binar. Consider an n-bit number. For n = 4, we have (2 3 ) + (2 2 ) + (2 ) + (2 ) = 5. (2 3 ) + (2 2 ) + (2 ) + (2 ) = 7. (2 3 ) + (2 2 ) + (2 ) + (2 ) = When we add two unsined inteers, we know that a carr-out from the most sinificant bit (msb) indicates an overflow. Overflow occurs when the result of a calculation is a number which is too lare to reresent with the number of bits available. For 4-bit numbers, (2 3 ) + (2 3 ) = (2 4 ), which is too lare to reresent. Reresentation and Addition/Subtraction of Sined Numbers Subtraction loic which uses unsined binar reresentation is clums. It s eas enouh to define the loic, but we ll still need a bit to kee track of the sin, and, as the tet oints out, we ll need additional loic to fi u the outut. All in all, it s a comlicated mess. Fortunatel, there s a much better alternative. We can reresent sined inteers with two s comlement reresentation. As we ll see, this will allow us to use the same FA loic for both addition and subtraction. Let s review two s-comlement notation. Consider an n-bit number. The msb the sin bit has a neative weiht, 2 n. For n = 4, we have
2 Cmt 25 Sined Numbers Januar, 28 ( 2 3 ) + (2 2 ) + (2 ) + (2 ) = 7. ( 2 3 ) + (2 2 ) + (2 ) + (2 ) = ( 2 3 ) + (2 2 ) + (2 ) + (2 ) =. ( 2 3 ) + (2 2 ) + (2 ) + (2 ) = 8 When addin numbers in two s-comlement reresentation, we have arithmetic overflow when There s a carr-in to the sin bit and no carr-out: The ositive comonent of the number is too lare to reresent. There s a carr-out from the sin bit and no carr-in: comonent of the number is too lare to reresent. The neative Now that we know where we re oin, let s connect to the underlin mathematics. The two s comlement of an n-bit number is formed b subtractin the number from 2 n. If we actuall had to do arithmetic to form the two scomlement reresentation of a number, there would be no advantae. But recall that with a bit of work it s ossible to show that = +, where reresents the loical comlement (NOT) of. How, ou ask? Well, consider 3, reresented with three bits. To form the two s comlement I subtract from 2 3 : = = ( ) + = ( ) + Now, recall that = and = (notice that there are no borrows since we re subtractin a value from ). This is loical neation of the value we re subtractin! We have = + = + = Let s have a look at an actual subtraction. Suose I want to calculate 7 3 =. = + ( ) 2
3 Cmt 25 Addition/Subtraction Loic Januar, 28 The art in arentheses is the mathematical two s comlement, which will be. Now, suose I etend all the values to four bits. = + We did sa that we were oin to ive the msb neative weiht in two s comlement reresentation, riht? So we can combine the and + as Continuin the addition, we have = + = () = = 7 3 = 4 A lot haened there at the ver end. Let s look closel. M four-bit addition hardware knows nothin about this neative weiht for the sin bit stuff. It siml follows the rules for addin binar bits. As far as the hardware is concerned, + =, and there will be a carr-out from the msb. It s u to us to interret the result correctl, usin the knowlede that the msb has weiht 2 3 and all other diit ositions have ositive weiht. Notice that I had a carr into the the sin osition (a ositive 2 3 ). The hardware doesn t care about diit weiht. It knows that + roduces a sum of and a carr-out of. But we know that addin +2 3 to the neative 2 3 alread resent should cancel, leavin. The zero is the correct result, iven our interretation of the sin bit. You can now see the derivation of one of the two s-comlement overflow rules: If there s a carr-in to the sin bit, and a carr-out, there s no overflow. The correct result is ( = ). Thus the advantae of two s-comlement reresentation: We can erform both addition and subtraction usin onl addition and loical comlement. Not onl that, but we can use the eact same addition loic for unsined and sined numbers. The onl difference lies in detectin overflow: We have different overflow rules for unsined and sined numbers. Combinational Loic for Two s-comlement Addition/Subtraction Let s remember how to desin the loic required for addition. It s easiest to do this b first desinin a comonent to add one bit osition. Once we have this comonent, we can use n of them to add two n-bit numbers. What are our basic buildin blocks? 3
4 Cmt 25 Addition/Subtraction Loic Januar, 28 A half adder adds two bits to roduce a sum bit and a carr-out. A full adder adds two bits and a carr-in to roduce a sum bit and a carr-out. The desin of these comonents is straihtforward; ou learned this in Cmt 5. Let s desin a full adder that takes as inuts two addend bits and and a carr-in, and roduces as oututs a sum and a carr-out. The first ste is to sef a truth table: co From the truth table, we can construct a air of Karnauh mas (k-mas). Usin the rules for rouin terms and derivin loic eressions from k- mas, we can roduce boolean eressions for and co. = co = + + You should also reconise the alternatin attern in the k-ma for as the XOR function: =. 4
5 Cmt 25 Addition/Subtraction Loic Januar, 28 co From the boolean equations, we can construct a combinational loic rcuit to imlement our full adder. full adder We can then comose full adder (FA) rcuits in a rile-carr confiuration to create an adder that will handle n-bit unsined numbers. The adder shown here will handle 3-bit unsined numbers, because three bits fits nicel on the ae. 2 2 ovf co FA co FA co FA 2 The carr-in to the least sinificant bit (lsb) is zero. Overflow (ovf ) is detected as the carr-out from the msb. How lon will it take to add two n-bit numbers with a rile-carr adder? In the rile-carr confiuration each bit osition must wait for the carr from the revious bit osition before it can roduce its own co and bits. Insectin the standard full-adder rcuit, we can see that it requires one ate dela to roduce the and two ate delas to roduce the co once all inuts,, and are available. The total time to add n bits is 2n ate delas 5
6 Cmt 25 Carr Look-Ahead Januar, 28 Let s convert this 3-bit rile-carr adder to a 3-bit add/subtract module for two s-comlement numbers. Given three bits, the module will be caable of the addition and subtraction of binar numbers in the rane 4 to +3 ( to ). 2 2 add/sub co co FA co FA co FA 2 ovf Notice that we re usin XOR for its controlled loical neation function. When we re addin, add/sub =, and the value of i is assed throuh unchaned. When we re subtractin, add/sub = and the value i is resented at the inut of each full adder. Further, we use the same add/sub sinal to rovide the +, b forn a at the inut of the lsb. A sinle XOR ate sufifices to imlement the two s-comlement overflow rules. A rile-carr adder is simle to desin and easil etended to an number of bits, but it has a bi disadvantae: the roaation dela rows linearl with the number of bits, because we must allow sufifient time (two ate delas er bit osition) for a carr to roaate from the least sinificant bit (lsb) to the msb. As n becomes lare (ticall 32 or 64 bits in the current eneration of rocessors), the total addition time of 2n becomes unaccetabl lon. How can we reduce this? Carr Look-Ahead Connectin n full adders in a rile carr confiuration is straihtforward and uses the least amount of hardware for arallel addition of n-bit oerands. But the rile carr does not scale well: the time required for addition increases as O(n). 6
7 Cmt 25 Carr Look-Ahead Januar, 28 To reduce the time required for addition, we must break the rile carr chain and relace it with a faster method. Once such method is called carr look-ahead. To develo the necessar loic, let s look aain at a sinle bit osition. A full adder accets three inuts:,, and, and roduces two oututs, and co. When, eactl, will we have a carr-out? If both and are, we will enerate a carr-out. = If either of or are, we will roaate the carr-in throuh to the carr-out. = Now we can eress the value of the carr-out as co = + () A sliht otimisation is ossible here. We ve defined the roaate sinal as. In man imlementation technoloies, the rcuit which imlements an XOR ate requires more transistors than the rcuit that imlements an OR ate. Suose that we redefine to be +. Here are three aruments that () is still correct. Arument #: Carr out is a binar quantit, either or. The net effect of redefinin to be + is that both and will be when = and =. But + = + =, so there s no chane in the value of the carr-out. Arument #2: boolean alebra co = ( + ) + + ( + ) ( + ) + ( + ) + ( + ) + ( + ) co = + substitute, =, distributive one/zero, inverse relicate distributive inverse, one/zero, distributive rewrite with = and = + 7
8 Cmt 25 Carr Look-Ahead Januar, 28 Arument #3: Karnauh ma The k-ma to the left shows the carr-out function usin the smbols and instead of, to illustrate the contributions of = and = to the outut co = +. The minterm is alread covered b the function. When is converted from to + the result is that the minterm is covered three times: b,, and. Let s summarise: The fiure on the left shows the comonent we ve just desined: A sinle bit full adder which accets as inuts the addends and and a carr-in and roduces as oututs a sum and roaate and enerate sinals and. Ok, ou ask, what have I ained? Well, nothin et, but I ve laid the necessar roundwork. For concreteness, consider an adder that will add two four-bit values (3:) and (3:). In bit osition i, i = 3,..., we will have inuts (i), (i), and (i), and oututs (i) and co(i). Suose I want to know the value of the carr-in to the second bit osition, () = co(). The carr-in will be if a carr is enerated in the least sinificant bit osition, or if a carr-in roaates throuh. Eressed in terms of and, () = co() = () + () () (2) So far there s no imrovement over a rile carr I ve siml rewritten the boolean eression for the carr-out in terms of and. But what about the net bit osition? (2) = co() = () + () () = () + () (() + () ()) = () + () () + () () () (3) Similarl, (3) = co(2) = (2) + (2) () + (2) () () + (2) () () () (4) = co(3) = (3) + (3) (2) + (3) (2) () + (3) (2) () () + (3) (2) () () () (4) 8
9 Cmt 25 Carr Look-Ahead Januar, 28 co(3) P G Carr Look-Ahead () (3) (3) (3) (2) (2) (2) () () () () () (3:) (3:) () (3) (2) () () sum(3:) Fiure : Four bit carr look-ahead adder (CLA Adder) Now we ve achieved somethin: All the carries co(3:) are available after a constant dela, as is the sum. The inuts (3:) and (3:) are all available simultaneousl. All oututs (3:) and (3:) are available after one ate dela. All oututs co(3:) are available after two more ate delas. All oututs (3:) are available after one more ate dela. (Two ate delas, if XOR is relaced with an equivalent AND/OR construction.) In total, we need = 4 ate delas to erform a four-bit addition. Suose that I bo u the loic of equations (2) (4) into a comonent and label it Carr Look-Ahead. Usin this carr look-ahead comonent and sinle bit full adders with roaate and enerate oututs, I can construct a four bit adder with carr look-ahead as shown in Fiure. The P and G oututs will be elained below. Usin the same carr look-ahead loic, we can create larer adders. We need to aument the carr look-ahead comonent to roduce two additional oututs, the rou roaate and enerate sinals G and P. Considerin bit ositions (3:) as a rou, a carr will be enerated if an individual bit osition enerates a carr and that carr is roaated to the 9
10 Cmt 25 Carr Look-Ahead Januar, 28 P(i+5)G(i+5) co(i+5) Carr Look-Ahead (i) (i+5) (i+5) (i+2) (i+) (i+) (i+8) (i+7) (i+7) (i+4) (i+3) (i+3) (3:) (3:) P G CLA Adder (5:2) co (3:) (3:) (3:) P G CLA Adder (:8) co (3:) (3:) (3:) P G CLA Adder (7:4) co (3:) (3:) (3:) P G CLA Adder (3:) co (3:) Fiure 2: Siteen Bit CLA Adder msb osition: G = (3) + (3) (2) + (3) (2) () + (3) (2) () () A carr will roaate throuh the rou if it can be roaated throuh all bit ositions: P = (3) (2) () () These are the P and G sinals shown on the carr look-ahead comonent above. We can use a second level of carr look-ahead loic to san four-bit rous, creatin a 6-bit adder. This second level of carr look-ahead loic will use the P and G values from the first level to enerate rou carr-in values. The schematic is shown in Fiure 2. The comonent labelled CLA Adder is the four bit CLA adder shown in Fiure. Notice that the first level of carr look-ahead loic is now hidden inside this comonent. Seficall, for each four bit rou, the first level carr look-ahead loic will roduce oututs P(5), P(), P(7), P(3), G(5), G(), G(7), and G(3). Usin these values as inuts, the second level will roduce oututs (2), (8), and (4), which will become inuts to the first level carr look-ahead loic. The total time required to roduce a sum will increase b four ate delas: It takes one ate dela to calculate all sinle bit roaate and enerate sinals (5:) and (5:). Usin (i) and (i), it takes two ate delas for the first laer of carr look-ahead loic to roduce the P and G sinals for each four-bit rou (P(5), P(),..., G(7), G(3)).
11 Cmt 25 Carr Look-Ahead Januar, 28 Usin P(), P(7), P(3), G(), G(7), G(3), and (), it takes two ate delas for the second laer of carr look-ahead loic to roduce rou carr-in values (2), (8), and (4). Usin (2), (8), (4), and (), it takes two ate delas for the first laer carr look-ahead loic to roduce the remainin carr-in values (5:3), (:9), (7:5), and (3:). Finall, it takes an additional ate dela to calculate the sum in each bit osition once the carr-in arrives. In total, the time required to add two 6-bit values is t = = 9 ate delas, as oosed to t = 6 2 = 32 ate delas for a 6-bit rile carr adder. The sinals P(5) and G(5) are not strictl necessar for a 6 bit addition, but are required if we want to build a 64 bit adder usin a third laer of look-ahead loic. Notice the tradeoff that we ve made: In return for a substantial increase in the amount of loic, we ve reduced the rowth rate of the time required for n-bit addition and subtraction from linear (2n) to loarithmic ( ( l n ) + ). 2
EE 457 HW 2 Arithmetic Designs Redekopp Puvvada Name: Due: See Website
EE 457 HW 2 rithmetic Desins Redeko uvvada Name: Due: ee Website core: lease ost any questions reardin HW roblems on iazza. Refer to your class notes Unit on Fast ddition. In this class we will count the
More informationComputer arithmetic. Intensive Computation. Annalisa Massini 2017/2018
Comuter arithmetic Intensive Comutation Annalisa Massini 7/8 Intensive Comutation - 7/8 References Comuter Architecture - A Quantitative Aroach Hennessy Patterson Aendix J Intensive Comutation - 7/8 3
More informationMenu. Binary Adder EEL3701 EEL3701. Add, Subtract, Compare, ALU
Other MSI Circuit: Adders >Binar, Half & Full Canonical forms Binar Subtraction Full-Subtractor Magnitude Comparators >See Lam: Fig 4.8 ALU Menu Look into m... 1 Binar Adder Suppose we want to add two
More informationDigital Electronics Paper-EE-204-F SECTION-A
B.Tech 4 th Semester (AEIE) F Scheme, May 24 Diital Electronics Paper-EE-24-F Note : Attempt five questions. Question is compulsory and one question from each of the four sections.. What is a loic ate?
More informationBinary addition by hand. Adding two bits
Chapter 3 Arithmetic is the most basic thing you can do with a computer We focus on addition, subtraction, multiplication and arithmetic-logic units, or ALUs, which are the heart of CPUs. ALU design Bit
More informationUnit 1 - Computer Arithmetic
FIXD-POINT (FX) ARITHMTIC Unit 1 - Comuter Arithmetic INTGR NUMBRS n bit number: b n 1 b n 2 b 0 Decimal Value Range of values UNSIGND n 1 SIGND D = b i 2 i D = 2 n 1 b n 1 + b i 2 i n 2 i=0 i=0 [0, 2
More information10.2 The Unit Circle: Cosine and Sine
0. The Unit Circle: Cosine and Sine 77 0. The Unit Circle: Cosine and Sine In Section 0.., we introduced circular motion and derived a formula which describes the linear velocit of an object moving on
More informationFeedback-error control
Chater 4 Feedback-error control 4.1 Introduction This chater exlains the feedback-error (FBE) control scheme originally described by Kawato [, 87, 8]. FBE is a widely used neural network based controller
More informationV DD. M 1 M 2 V i2. V o2 R 1 R 2 C C
UNVERSTY OF CALFORNA Collee of Enineerin Department of Electrical Enineerin and Computer Sciences E. Alon Homework #3 Solutions EECS 40 P. Nuzzo Use the EECS40 90nm CMOS process in all home works and projects
More informationMassachusetts Institute of Technology Department of Electrical Engineering and Computer Science Electric Machinery
Massachusetts Institute of Technoloy Deartment of Electrical Enineerin and Comuter Science 6.685 Electric Machinery Class Notes 5: Windin Inductances Setember 5, 005 c 005 James L. Kirtley Jr. 1 Introduction
More informationChapter 6. Phillip Hall - Room 537, Huxley
Chater 6 6 Partial Derivatives.................................................... 72 6. Higher order artial derivatives...................................... 73 6.2 Matrix of artial derivatives.........................................74
More informationLogic and Computer Design Fundamentals. Chapter 5 Arithmetic Functions and Circuits
Logic and Computer Design Fundamentals Chapter 5 Arithmetic Functions and Circuits Arithmetic functions Operate on binary vectors Use the same subfunction in each bit position Can design functional block
More informationMidterm Exam Two is scheduled on April 8 in class. On March 27 I will help you prepare Midterm Exam Two.
Announcements Midterm Exam Two is scheduled on April 8 in class. On March 27 I will help you prepare Midterm Exam Two. Chapter 5 1 Chapter 3: Part 3 Arithmetic Functions Iterative combinational circuits
More informationLogic Design 2013/9/26. Introduction. Chapter 4: Optimized Implementation of Logic Functions. K-map
2/9/26 Loic Desin Chapter 4: Optimized Implementation o Loic Functions Introduction The combinin property allows us to replace two minterms that dier in only one variable with a sinle product term that
More informationRound-off Errors and Computer Arithmetic - (1.2)
Round-off Errors and Comuter Arithmetic - (.). Round-off Errors: Round-off errors is roduced when a calculator or comuter is used to erform real number calculations. That is because the arithmetic erformed
More informationUnit 3 NOTES Honors Common Core Math 2 1. Day 1: Properties of Exponents
Unit NOTES Honors Common Core Math Da : Properties of Eponents Warm-Up: Before we begin toda s lesson, how much do ou remember about eponents? Use epanded form to write the rules for the eponents. OBJECTIVE
More informationCOMBINATIONAL LOGIC FUNCTIONS
COMBINATIONAL LOGIC FUNCTIONS Digital logic circuits can be classified as either combinational or sequential circuits. A combinational circuit is one where the output at any time depends only on the present
More informationCombinational Logic Design Arithmetic Functions and Circuits
Combinational Logic Design Arithmetic Functions and Circuits Overview Binary Addition Half Adder Full Adder Ripple Carry Adder Carry Look-ahead Adder Binary Subtraction Binary Subtractor Binary Adder-Subtractor
More informationConvergence of DFT eigenvalues with cell volume and vacuum level
Converence of DFT eienvalues with cell volume and vacuum level Sohrab Ismail-Beii October 4, 2013 Computin work functions or absolute DFT eienvalues (e.. ionization potentials) requires some care. Obviously,
More informationC. Non-linear Difference and Differential Equations: Linearization and Phase Diagram Technique
C. Non-linear Difference and Differential Equations: Linearization and Phase Diaram Technique So far we have discussed methods of solvin linear difference and differential equations. Let us now discuss
More informationCarry Look Ahead Adders
Carry Look Ahead Adders Lesson Objectives: The objectives of this lesson are to learn about: 1. Carry Look Ahead Adder circuit. 2. Binary Parallel Adder/Subtractor circuit. 3. BCD adder circuit. 4. Binary
More informationLIMITATIONS OF RECEPTRON. XOR Problem The failure of the perceptron to successfully simple problem such as XOR (Minsky and Papert).
LIMITATIONS OF RECEPTRON XOR Problem The failure of the ercetron to successfully simle roblem such as XOR (Minsky and Paert). x y z x y z 0 0 0 0 0 0 Fig. 4. The exclusive-or logic symbol and function
More informationSystems I: Computer Organization and Architecture
Systems I: Computer Organization and Architecture Lecture 6 - Combinational Logic Introduction A combinational circuit consists of input variables, logic gates, and output variables. The logic gates accept
More informationRadian Measure and Angles on the Cartesian Plane
. Radian Measure and Angles on the Cartesian Plane GOAL Use the Cartesian lane to evaluate the trigonometric ratios for angles between and. LEARN ABOUT the Math Recall that the secial triangles shown can
More information0.1 Practical Guide - Surface Integrals. C (0,0,c) A (0,b,0) A (a,0,0)
. Practical Guide - urface Integrals urface integral,means to integrate over a surface. We begin with the stud of surfaces. The easiest wa is to give as man familiar eamles as ossible ) a lane surface
More informationLogic. Combinational. inputs. outputs. the result. system can
Digital Electronics Combinational Logic Functions Digital logic circuits can be classified as either combinational or sequential circuits. A combinational circuit is one where the output at any time depends
More informationMASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Physics. Physics 8.01x Fall Term 2001 EXAM 1 SOLUTIONS
MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Physics Physics 8.01x Fall Term 2001 EXAM 1 SOLUTIONS Problem 1: We define a vertical coordinate system with positive upwards. The only forces actin
More informationUNSIGNED BINARY NUMBERS DIGITAL ELECTRONICS SYSTEM DESIGN WHAT ABOUT NEGATIVE NUMBERS? BINARY ADDITION 11/9/2018
DIGITAL ELECTRONICS SYSTEM DESIGN LL 2018 PROFS. IRIS BAHAR & ROD BERESFORD NOVEMBER 9, 2018 LECTURE 19: BINARY ADDITION, UNSIGNED BINARY NUMBERS For the binary number b n-1 b n-2 b 1 b 0. b -1 b -2 b
More informationMethods for Advanced Mathematics (C3) Coursework Numerical Methods
Woodhouse College 0 Page Introduction... 3 Terminolog... 3 Activit... 4 Wh use numerical methods?... Change of sign... Activit... 6 Interval Bisection... 7 Decimal Search... 8 Coursework Requirements on
More informationBuilding a Computer Adder
Logic Gates are used to translate Boolean logic into circuits. In the abstract it is clear that we can build AND gates that perform the AND function and OR gates that perform the OR function and so on.
More informationPREDICTIVE CONTROL OF TIME-DELAY PROCESSES
PREDICIVE CONROL OF IME-DELAY PROCESSES Marek Kubalčík, Vladimír Bobál omas Bata Universit in Zlín Facult of Alied Informatics Nad Stráněmí 45 76 5 Zlín Czech Reublic E-mail: kubalcikl@fai.utb.cz KEYWORDS
More informationFLOW MEASUREMENT IN CLOSED CONDUIT
FLOW MEASUREMENT IN CLOSED CONDUIT Closed conduit flow: It is a flow with boundaries and runs full. As in the case of oen channel flow, the surface is not exosed to atmoshere. Since it runs full it is
More informationCS 140 Lecture 14 Standard Combinational Modules
CS 14 Lecture 14 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego Some slides from Harris and Harris 1 Part III. Standard Modules A. Interconnect B. Operators. Adders Multiplier
More informationAdders - Subtractors
Adders - Subtractors Lesson Objectives: The objectives of this lesson are to learn about: 1. Half adder circuit. 2. Full adder circuit. 3. Binary parallel adder circuit. 4. Half subtractor circuit. 5.
More informationStrong Interference and Spectrum Warfare
Stron Interference and Spectrum Warfare Otilia opescu and Christopher Rose WILAB Ruters University 73 Brett Rd., iscataway, J 8854-86 Email: {otilia,crose}@winlab.ruters.edu Dimitrie C. opescu Department
More informationImpulse Response and Generating Functions of sinc N FIR Filters
ICDT 20 : The Sixth International Conference on Diital Telecommunications Impulse Response and eneratin Functions of sinc FIR Filters J. Le Bihan Laboratoire RESO Ecole ationale d'inénieurs de Brest (EIB)
More informationThe homework problem (pucks_on_ice) illustrates several important points:
Ekman laers, friction & eostrohic flow The homework roblem (ucks_on_ice) illustrates several imortant oints: 1. Particles move erendicular to the alied force, to the riht in the northern hemishere, to
More informationNick Egbert MA 158 Lesson 6. Recall that we define +,,, / on functions by performing these operations on the outputs.
Nick Ebert MA 158 Lesson 6 Function arithmetic Recall that we define +,,, / on functions by performin these operations on the outputs. So we have (f + )(x) f(x) + (x) (f )(x) f(x) (x) (f)(x) f(x)(x) (
More informationPlanar Transformations and Displacements
Chater Planar Transformations and Dislacements Kinematics is concerned with the roerties of the motion of oints. These oints are on objects in the environment or on a robot maniulator. Two features that
More informationRate Equations for modeling dispersive nonlinearity in Fabry-Perot semiconductor optical amplifiers
Rate Equations for modelin disersive nonlinearity in Fabry-Perot semiconductor otical amlifiers Michael D. Sánchez, Penyue Wen, Matthias Gross, Sadik C. Esener University of California San Dieo, La Jolla,
More informationLinear Equations and Arithmetic Sequences
CONDENSED LESSON.1 Linear Equations and Arithmetic Sequences In this lesson, ou Write eplicit formulas for arithmetic sequences Write linear equations in intercept form You learned about recursive formulas
More informationCpE358/CS381. Switching Theory and Logical Design. Class 7
CpE358/CS38 Switchin Theory and Loical Desin Class 7 CpE358/CS38 Summer 24 Copyriht 24 236 Today Fundamental concepts o diital systems (Mano Chapter ) Binary codes, number systems, and arithmetic (Ch )
More informationLinearized optimal power flow
Linearized optimal power flow. Some introductory comments The advantae of the economic dispatch formulation to obtain minimum cost allocation of demand to the eneration units is that it is computationally
More informationBinary addition example worked out
Binary addition example worked out Some terms are given here Exercise: what are these numbers equivalent to in decimal? The initial carry in is implicitly 0 1 1 1 0 (Carries) 1 0 1 1 (Augend) + 1 1 1 0
More informationPolar Coordinates; Vectors
Polar Coordinates; Vectors Earth Scientists Use Fractals to Measure and Predict Natural Disasters Predicting the size, location, and timing of natural hazards is virtuall imossible, but now earth scientists
More informationMicro I. Lesson 5 : Consumer Equilibrium
Microecono mics I. Antonio Zabalza. Universit of Valencia 1 Micro I. Lesson 5 : Consumer Equilibrium 5.1 Otimal Choice If references are well behaved (smooth, conve, continuous and negativel sloed), then
More information+++ Modeling of Structural-dynamic Systems by UML Statecharts in AnyLogic +++ Modeling of Structural-dynamic Systems by UML Statecharts in AnyLogic
Modeling of Structural-dynamic Systems by UML Statecharts in AnyLogic Daniel Leitner, Johannes Krof, Günther Zauner, TU Vienna, Austria, dleitner@osiris.tuwien.ac.at Yuri Karov, Yuri Senichenkov, Yuri
More informationECE/CS 250 Computer Architecture
ECE/CS 250 Computer Architecture Basics of Logic Design: Boolean Algebra, Logic Gates (Combinational Logic) Tyler Bletsch Duke University Slides are derived from work by Daniel J. Sorin (Duke), Alvy Lebeck
More informationSets of Real Numbers
Chater 4 Sets of Real Numbers 4. The Integers Z and their Proerties In our revious discussions about sets and functions the set of integers Z served as a key examle. Its ubiquitousness comes from the fact
More informationCSC165H, Mathematical expression and reasoning for computer science week 12
CSC165H, Mathematical exression and reasoning for comuter science week 1 nd December 005 Gary Baumgartner and Danny Hea hea@cs.toronto.edu SF4306A 416-978-5899 htt//www.cs.toronto.edu/~hea/165/s005/index.shtml
More informationAdders, subtractors comparators, multipliers and other ALU elements
CSE4: Components and Design Techniques for Digital Systems Adders, subtractors comparators, multipliers and other ALU elements Instructor: Mohsen Imani UC San Diego Slides from: Prof.Tajana Simunic Rosing
More informationAn Improved Logical Effort Model and Framework Applied to Optimal Sizing of Circuits Operating in Multiple Supply Voltage Regimes
n Improved Loical Effort Model and Framework pplied to Optimal Sizin of Circuits Operatin in Multiple Supply Voltae Reimes Xue Lin, Yanzhi Wan, Shahin Nazarian, Massoud Pedram Department of Electrical
More informationSolved Problems. (a) (b) (c) Figure P4.1 Simple Classification Problems First we draw a line between each set of dark and light data points.
Solved Problems Solved Problems P Solve the three simle classification roblems shown in Figure P by drawing a decision boundary Find weight and bias values that result in single-neuron ercetrons with the
More informationCh 14: Feedback Control systems
Ch 4: Feedback Control systems Part IV A is concerned with sinle loop control The followin topics are covered in chapter 4: The concept of feedback control Block diaram development Classical feedback controllers
More informationChapter 4. Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. elements. Dr.
Chapter 4 Dr. Panos Nasiopoulos Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. Sequential: In addition, they include storage elements Combinational
More information1 GSW Gaussian Elimination
Gaussian elimination is probabl the simplest technique for solving a set of simultaneous linear equations, such as: = A x + A x + A x +... + A x,,,, n n = A x + A x + A x +... + A x,,,, n n... m = Am,x
More informationReal Analysis 1 Fall Homework 3. a n.
eal Analysis Fall 06 Homework 3. Let and consider the measure sace N, P, µ, where µ is counting measure. That is, if N, then µ equals the number of elements in if is finite; µ = otherwise. One usually
More informationCPS 104 Computer Organization and Programming Lecture 11: Gates, Buses, Latches. Robert Wagner
CPS 4 Computer Organization and Programming Lecture : Gates, Buses, Latches. Robert Wagner CPS4 GBL. RW Fall 2 Overview of Today s Lecture: The MIPS ALU Shifter The Tristate driver Bus Interconnections
More informationPrincipal Components Analysis and Unsupervised Hebbian Learning
Princial Comonents Analysis and Unsuervised Hebbian Learning Robert Jacobs Deartment of Brain & Cognitive Sciences University of Rochester Rochester, NY 1467, USA August 8, 008 Reference: Much of the material
More informationMath 99 Review for Exam 3
age 1 1. Simlify each of the following eressions. (a) ab a b + 1 b 1 a 1 b + 1 Solution: We will factor both numerator and denominator and then cancel. The numerator can be factored by grouing ab {z a
More informationDigital Logic and Design (Course Code: EE222) Lecture 1 5: Digital Electronics Fundamentals. Evolution of Electronic Devices
Indian Institute of Technolog Jodhpur, Year 207 208 Digital Logic and Design (Course Code: EE222) Lecture 5: Digital Electronics Fundamentals Course Instructor: Shree Prakash Tiwari Email: sptiwari@iitj.ac.in
More informationA Multigrid-like Technique for Power Grid Analysis
A Multirid-like Technique for Power Grid Analysis Joseph N. Kozhaya, Sani R. Nassif, and Farid N. Najm 1 Abstract Modern sub-micron VLSI desins include hue power rids that are required to distribute lare
More information= ( 2) = p 5.
MATH 0 Exam (Version ) Solutions Setember, 00 S. F. Ellermeyer Name Instructions. Your work on this exam will be raded accordin to two criteria: mathematical correctness clarity of resentation. In other
More informationDesign of Sequential Circuits
Design of Sequential Circuits Seven Steps: Construct a state diagram (showing contents of flip flop and inputs with next state) Assign letter variables to each flip flop and each input and output variable
More informationSplay Trees. Splay Trees. Splay Trees. Splay Trees
Slay Trees Slay Trees isadvantae of balanced search trees: worst case; no advantae for easy inuts additional memory required comlicated imlementation Slay Trees: + after access, an element is moved to
More informationECE 250 / CPS 250 Computer Architecture. Basics of Logic Design Boolean Algebra, Logic Gates
ECE 250 / CPS 250 Computer Architecture Basics of Logic Design Boolean Algebra, Logic Gates Benjamin Lee Slides based on those from Andrew Hilton (Duke), Alvy Lebeck (Duke) Benjamin Lee (Duke), and Amir
More information8.1 Exponents and Roots
Section 8. Eponents and Roots 75 8. Eponents and Roots Before defining the net famil of functions, the eponential functions, we will need to discuss eponent notation in detail. As we shall see, eponents
More informationv( t) g 2 v 0 sin θ ( ) ( ) g t ( ) = 0
PROJECTILE MOTION Velocity We seek to explore the velocity of the projectile, includin its final value as it hits the round, or a taret above the round. The anle made by the velocity vector with the local
More informationDETERMINATION OF OPTIMAL HYDRO GENERATING UNIT COMBINATION IN OPERATION
International Journal on Inmation Technoloies & Security,, 07 5 DETERMINTION OF OTIML HYDRO GENERTING UNIT COMINTION IN OERTION Sofija Nikolova-oceva, nton Chaushevski, Dimitar Dimitrov Faculty of Electrical
More information( ) x y z. 3 Functions 36. SECTION D Composite Functions
3 Functions 36 SECTION D Composite Functions By the end o this section you will be able to understand what is meant by a composite unction ind composition o unctions combine unctions by addition, subtraction,
More informationCombinational Logic. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C.
Combinational Logic ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2017 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Combinational Circuits
More informationMachine Learning: Homework 4
10-601 Machine Learning: Homework 4 Due 5.m. Monday, February 16, 2015 Instructions Late homework olicy: Homework is worth full credit if submitted before the due date, half credit during the next 48 hours,
More informationApplied Fitting Theory VI. Formulas for Kinematic Fitting
Alied Fitting heory VI Paul Avery CBX 98 37 June 9, 1998 Ar. 17, 1999 (rev.) I Introduction Formulas for Kinematic Fitting I intend for this note and the one following it to serve as mathematical references,
More informationNegative Refraction and Imaging in Photonic Crystals
Neative Reraction and Imain in Photonic Crystals S. Sridhar 1, P. V. Parimi, W. T. Lu, and P. Vodo, Electronic Materials Research Institute and Physics Deartment, Northeastern University 36 Huntinton Avenue,
More informationFACULTY OF MATHEMATICAL STUDIES MATHEMATICS FOR PART I ENGINEERING. Lectures AB = BA = I,
FACULTY OF MATHEMATICAL STUDIES MATHEMATICS FOR PART I ENGINEERING Lectures MODULE 7 MATRICES II Inverse of a matri Sstems of linear equations Solution of sets of linear equations elimination methods 4
More informationMechanics Cycle 3 Chapter 12++ Chapter 12++ Revisit Circular Motion
Chapter 12++ Revisit Circular Motion Revisit: Anular variables Second laws for radial and tanential acceleration Circular motion CM 2 nd aw with F net To-Do: Vertical circular motion in ravity Complete
More informationWe are here. Assembly Language. Processors Arithmetic Logic Units. Finite State Machines. Circuits Gates. Transistors
CSC258 Week 3 1 Logistics If you cannot login to MarkUs, email me your UTORID and name. Check lab marks on MarkUs, if it s recorded wrong, contact Larry within a week after the lab. Quiz 1 average: 86%
More informationOblivious Transfer based on Key Exchange
Oblivious Transfer based on Key Echane bhishek Parakh bstract: Key-echane rotocols have been overlooked as a ossible means for imlementin oblivious transfer (OT) In this aer we resent a rotocol for mutual
More information9. v > 7.3 mi/h x < 2.5 or x > x between 1350 and 5650 hot dogs
.5 Etra Practice. no solution. (, 0) and ( 9, ). (, ) and (, ). (, 0) and (, 0) 5. no solution. ( + 5 5 + 5, ) and ( 5 5 5, ) 7. (0, ) and (, 0). (, ) and (, 0) 9. (, 0) 0. no solution. (, 5). a. Sample
More informationExperiment 4: Electrostatic Force
MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Physics 8. Sprin 3 OBJECTIVE Experiment 4: Electrostatic Force To measure ε, the permittivity of free space. INTRODUCTION Electrostatic force plays a
More informationconvert a two s complement number back into a recognizable magnitude.
1 INTRODUCTION The previous lesson introduced binary and hexadecimal numbers. In this lesson we look at simple arithmetic operations using these number systems. In particular, we examine the problem of
More informationANSWERS TO ODD NUMBERED EXERCISES IN CHAPTER 5. The constraint is binding at the maximum therefore we can substitute for y
John Rile Aril 0 ANSWERS TO ODD NUMBERED EXERCISES IN CHAPTER 5 Section 5: The Robinson Crusoe Econom Eercise 5-: Equilibrium (a) = ( + ω) = ( + 47, ) Then = 47 Substituting or in the / roduction unction,
More informationOn the Effect of the Lambda Parameter on Performance and Stability Indexes in DMC Control
Jose Manuel Loez-Guede et al. International Journal of Control Systes and Robotics htt://www.iaras.or/iaras/journals/ijcsr On the Effect of the Labda Paraeter on Perforance and Stability Indexes in DMC
More informationCHAPTER-II Control Charts for Fraction Nonconforming using m-of-m Runs Rules
CHAPTER-II Control Charts for Fraction Nonconforming using m-of-m Runs Rules. Introduction: The is widely used in industry to monitor the number of fraction nonconforming units. A nonconforming unit is
More informationDepartment of Electrical and Computer Engineering University of Wisconsin - Madison. ECE/CS 352 Digital System Fundamentals
Department of Electrical and Computer Engineering Universit of Wisconsin - Madison ECE/C 352 Digital stem Fundamentals Quiz #2 olution Thursda, Octoer 26, 2000, 7:15--8:30PM 1. (15 points) (a). (5 points)
More informationThe Graph Accessibility Problem and the Universality of the Collision CRCW Conflict Resolution Rule
The Grah Accessibility Problem and the Universality of the Collision CRCW Conflict Resolution Rule STEFAN D. BRUDA Deartment of Comuter Science Bisho s University Lennoxville, Quebec J1M 1Z7 CANADA bruda@cs.ubishos.ca
More informationCprE 281: Digital Logic
CprE 281: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Signed Numbers CprE 281: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Administrative
More informationChapter K. Oscillatory Motion. Blinn College - Physics Terry Honan. Interactive Figure
K. - Simple Harmonic Motion Chapter K Oscillatory Motion Blinn Collee - Physics 2425 - Terry Honan The Mass-Sprin System Interactive Fiure Consider a mass slidin without friction on a horizontal surface.
More informationExperiment 3 The Simple Pendulum
PHY191 Fall003 Experiment 3: The Simple Pendulum 10/7/004 Pae 1 Suested Readin for this lab Experiment 3 The Simple Pendulum Read Taylor chapter 5. (You can skip section 5.6.IV if you aren't comfortable
More informationWorksheet on Derivatives. Dave L. Renfro Drake University November 1, 1999
Worksheet on Derivatives Dave L. Renfro Drake University November, 999 A. Fun With d d (n ) = n n : Find y In case you re interested, the rimary urose of these roblems (Section A) is to review roerties
More informationLaboratoire de l Informatique du Parallélisme
Laboratoire de l Informatique du Parallélisme Ecole Normale Suérieure de Lyon Unité de recherche associée au CNRS n 1398 Asynchronous Sub-Logarithmic Adders J.M. Muller, A. Tisserand and J.M. Vincent May
More informationHigher. Integration 1
Higher Mathematics Contents Indefinite Integrals RC Preparing to Integrate RC Differential Equations A Definite Integrals RC 7 Geometric Interpretation of A 8 Areas between Curves A 7 Integrating along
More informationOverview. Arithmetic circuits. Binary half adder. Binary full adder. Last lecture PLDs ROMs Tristates Design examples
Overview rithmetic circuits Last lecture PLDs ROMs Tristates Design examples Today dders Ripple-carry Carry-lookahead Carry-select The conclusion of combinational logic!!! General-purpose building blocks
More informationARTICLE IN PRESS. Nuclear Instruments and Methods in Physics Research A
Nuclear Instruments and Methods in Physics Research A 66 (29) 517 522 Contents lists available at ScienceDirect Nuclear Instruments and Methods in Physics Research A journal homepae: www.elsevier.com/locate/nima
More informationClass Website:
ECE 20B, Winter 2003 Introduction to Electrical Engineering, II LECTURE NOTES #5 Instructor: Andrew B. Kahng (lecture) Email: abk@ece.ucsd.edu Telephone: 858-822-4884 office, 858-353-0550 cell Office:
More informationDIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute
DIGITAL TECHNICS Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 4. LECTURE: COMBINATIONAL LOGIC DESIGN: ARITHMETICS (THROUGH EXAMPLES) 2016/2017 COMBINATIONAL LOGIC DESIGN:
More information12.1 Systems of Linear equations: Substitution and Elimination
. Sstems of Linear equations: Substitution and Elimination Sstems of two linear equations in two variables A sstem of equations is a collection of two or more equations. A solution of a sstem in two variables
More information14:332:231 DIGITAL LOGIC DESIGN. Why Binary Number System?
:33:3 DIGITAL LOGIC DESIGN Ivan Marsic, Rutgers University Electrical & Computer Engineering Fall 3 Lecture #: Binary Number System Complement Number Representation X Y Why Binary Number System? Because
More information10.2 The Unit Circle: Cosine and Sine
0. The Unit Circle: Cosine and Sine 77 0. The Unit Circle: Cosine and Sine In Section 0.., we introduced circular motion and derived a formula which describes the linear velocit of an object moving on
More informationAdders, subtractors comparators, multipliers and other ALU elements
CSE4: Components and Design Techniques for Digital Systems Adders, subtractors comparators, multipliers and other ALU elements Adders 2 Circuit Delay Transistors have instrinsic resistance and capacitance
More information