Gate current degradation in W-band InAlN/AlN/GaN HEMTs under Gate Stress

Size: px
Start display at page:

Download "Gate current degradation in W-band InAlN/AlN/GaN HEMTs under Gate Stress"

Transcription

1 Gate current degradation in W-band InAlN/AlN/GaN HEMTs under Gate Stress Yufei Wu and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Sponsor: National Reconnaissance Office April 04,

2 Purpose To understand degradation of gate leakage current in ultra-scaled InAlN/AlN/GaN HEMTs under positive gate stress 2

3 Outline 1. Motivation 2. Devices and experimental approach 3. Gate stress experiments Harsh step-stress (-recovery) experiments Mild constant gate stress experiment 4. Thermal stress 5. Gate current: dominant charge transport mechanisms 6. Conclusions 3

4 Outline 1. Motivation 2. Devices and experimental approach 3. Gate stress experiments Harsh step-stress (-recovery) experiments Mild constant gate stress experiment 4. Thermal stress 5. Gate current: dominant charge transport mechanisms 6. Conclusions 4

5 Benefits of GaN for RF Promising applications: Benefits of GaN for RF: Wide bandwidth High power density Excellent energy efficiency Small volume 5

6 InAlN as barrier material Al 0.2 Ga 0.8 N/GaN ln 0.17 Al 0.83 N/GaN Δ P 0 (cm -2 ) 6.5 x x P piezo (cm -2 ) 5.3 x P total (cm -2 ) 1.2 x x [J. Kuzmik, EDL 2001] High spontaneous polarization in InAlN high 2DEG density InAlN thickness scaling gate length scaling W- and V-band applications 6

7 InAlN as barrier material In 0.17 Al 0.83 N [M. A. Laurent, JAP 2014] In 0.17 Al 0.83 N lattice matched to GaN Potentially better reliability! 7

8 Outline 1. Motivation 2. Devices and experimental approach 3. Gate stress experiments Harsh step-stress (-recovery) experiments Mild constant gate stress experiment 4. Thermal stress 5. Gate current: dominant charge transport mechanisms 6. Conclusions 8

9 Devices (E-mode) InAlN/AlN/GaN HEMTs: E-mode L g = 40 nm L gs =L gd =1 µm W-band BFTEM of virgin device Gate metal 5 nm 1 nm passivation InAlN GaN AlN [Saunier, CSICS 2014] Thermal models available 9

10 FOMs for benign characterization, detrapping methodology FOMs: I Dmax : I D at V GS = 2 V and V DS = 4 V V Tsat : V GS extrapolated from I D at peak g m point at V DS = 4 V I Goff : I G at V GS = -2 V, V DS = 0.1 V I Doff : I D at V GS = -2 V, V DS = 0.1 V R D : at I G = 20 ma/mm R S : at I G = 20 ma/mm Detrapping & initialization: 100 C bake for 1 hour I D (ma/mm) V DS = 4 V virgin device V GS (V) 10

11 Impact of characterization and detrapping Impact of 200 successive characterizations After initialization After 200 characterizations ΔI Dmax /I Dmax (0) [%] ΔV Tlin [mv] R D /R D (0) R S /R S (0) After detrapping Nearly complete recovery after thermal detrapping step characterization suite is benign and detrapping step is effective 11

12 Outline 1. Motivation 2. Devices and experimental approach 3. Gate stress experiments Harsh step-stress (-recovery) experiments Mild constant gate stress experiment 4. Thermal stress 5. Gate current: dominant charge transport mechanisms 6. Conclusions 12

13 RT Positive-V G step-stress-recovery experiment Stress conditions: V GS,stress = V in 0.1 V steps, V DS = 0 V, RT Recovery: V DS = V GS = 0 V Stress time = recovery time = 150 s Characterization every 15 s I Gstress (ma/mm) V GS,stress (V) time (s) I Gstress (ma/mm) V GS,stress (V) time (s) 2.3 V I Gstress at constant V GS,stress for V GS,stress 2.3 V 13

14 Time evolution of I Goff and R D V GS,stress (V) 2.3 V V GS,stress (V) I Goff (ma/mm) stress recovery 1.7 V final detrapped R D (ohm.mm) stress recovery 2.3 V final detrapped time (s) time (s) Two mechanisms: From V GS,stress = 1.7 V: I Goff, trapping mechanism 1: new defects generated in AlN From V GS,stress = 2.3 V: o I Goff Mechanisms 2? o R D and R S 14

15 Before and after stress: permanent degradation I Dmax V Tsat I Doff I Doff I Dmax ΔV Tsat > 0 Mechanisms 2: consistent with gate sinking 15

16 High T Positive-V G step-stress experiment Stress conditions: V GS,stress = V in 0.1 V steps, V DS = 0 V, T stress = 150 C Stress time = 60 s Characterization every 15 s I Gstress (ma/mm) V GS,stress (V) time (s) I Gstress (ma/mm) 10 3 V GS,stress (V) V time (s) I Gstress at constant V GS,stress for V GS,stress 2.0 V 16

17 High T Positive-V G step-stress experiment V GS,stress (V) V GS,stress (V) V 12 I Goff (ma/mm) V final detrapped R D (ohm.mm) final detrapped 2.0 V time (s) time (s) From V GS,stress = 1.4 V: I Goff From V GS,stress = 2.0 V: I Goff, R D, and R S Lower threshold for degradation than at RT Both mechanisms thermally enhanced 17

18 Outline 1. Motivation 2. Devices and experimental approach 3. Gate stress experiments Harsh step-stress (-recovery) experiments Mild constant gate stress experiment 4. Thermal stress 5. Gate current: dominant charge transport mechanisms 6. Conclusions 18

19 RT Constant-V G stress experiment Stress conditions: V GS,stress = 2 V, V DS = 0 V, RT Characterization every 15 s I Goff becomes noisy at t stress ~ 500 s; increases afterwards consistent with trap generation in AlN layer (mechanism 1) R D changes little throughout experiment I Gstress keeps decreasing no Schottky barrier degradation 19

20 Before and after stress: permanent degradation I Doff I Doff No significant I Dmax degradation No significant subthreshold characteristics degradation 20

21 Summary so far Two degradation mechanisms identified: 1. Under mild gate stress: o Observation: I Goff, trapping, thermally enhanced o Proposed mechanism 1: high electric field induced defect generation in AlN interlayer 2. Under harsh gate stress: o Observation: I Goff, R D and R S, ΔV T > 0, I Dmax, thermally enhance o Proposed mechanism 2: self-heating induced Schottky gate degradation, or gate-sinking 21

22 Outline 1. Motivation 2. Devices and experimental approach 3. Gate stress experiments Harsh step-stress (-recovery) experiments Mild constant gate stress experiment 4. Thermal stress 5. Gate current: dominant charge transport mechanisms 6. Conclusions 22

23 Thermal stress experiment Impact of thermal stress: 1 min. RTA in N 2 I D (ma/mm) I Doff before stress after 400 C after 500 C V Tsat I Dmax V GS (V) V DS = 4 V Permanent degradation: Prominent I Dmax with T Positive V Tsat shift I Doff Same signature as that of degradation mechanism 2 consistent with gate sinking 23

24 Outline 1. Motivation 2. Devices and experimental approach 3. Gate stress experiments Harsh step-stress (-recovery) experiments Mild constant gate stress experiment 4. Thermal stress 5. Gate current: dominant charge transport mechanisms 6. Conclusions 24

25 Virgin device: Thermionic Field Emission fitting I G (ma/mm) T: -50 C to 200 C experiment TFE fitting V GS (V) ln[i s ktcosh(e 00 /kt)] φ b = 0.95 ev /E 0 (ev -1 ) T dependence well explained by Thermionic Field Emission (TFE) theory Extracted effective Schottky barrier height (φ b ): 0.95 ev 25

26 After harsh gate stress: Poole-Frenkel Emission fitting Stress conditions: V GS,stress = V in 0.1 V steps, V DS = 0 V ln( I G /V G ) T: -50 C to 200 C experiment P-F fitting y-int. [ln(i G /V G ) vs. V G 0.5 ] φ t = 0.11 ev V 0.5 G (V) 0.5 1/kT (ev) -1 T dependence well explained by Poole-Frenkel Emission (P-F) theory Extracted effective trap energy level (φ t ): 0.11 ev 26

27 After mild gate stress: Poole-Frenkel Emission fitting Stress conditions: V GS,stress = 2 V, V DS = 0 V ln( I G /V G ) T: -50 C to 200 C experiment P-F fitting V G 0.5 (V) 0.5 y-int. [ln(i G /V G ) vs. V G 0.5 ] φ t = 0.36 ev /kT (ev) -1 T dependence well explained by Poole-Frenkel Emission (P-F) theory Extracted effective trap energy level (φ t ): 0.36 ev Close to donor level of N vacancy in AlN of 0.5 ev [T. L. Tansley, PRB 1992] 27

28 Outline 1. Motivation 2. Devices and experimental approach 3. Gate stress experiments Harsh step-stress (-recovery) experiments Mild constant gate stress experiment 4. Thermal stress 5. Gate current: dominant charge transport mechanisms 6. Conclusions 28

29 Conclusions Identified two degradation mechanisms: 1. Under mild gate stress: o Observation: I Goff, trapping, thermally enhanced o Proposed mechanism 1: high electric field induced defect generation in AlN interlayer 2. Under harsh gate stress: o Observation: I Goff, R D and R S, ΔV T > 0, I Dmax, thermally enhanced o Proposed mechanism 2: self-heating induced Schottky gate degradation, or gate-sinking Transport model for I G in low forward regime: Virgin device: TFE with φ b = 0.95 ev After degradation mechanism 1: P-F with φ t = 0.36 ev After degradation mechanism 2: P-F with φ t = 0.11 ev 29

Anomalous Source-side Degradation of InAlN/GaN HEMTs under ON-state Stress

Anomalous Source-side Degradation of InAlN/GaN HEMTs under ON-state Stress Anomalous Source-side Degradation of InAlN/GaN HEMTs under ON-state Stress Yufei Wu, Jesús A. del Alamo Microsystems Technology Laboratories, Massachusetts Institute of Technology October 04, 2016 Sponsor:

More information

Negative-Bias Temperature Instability (NBTI) of GaN MOSFETs

Negative-Bias Temperature Instability (NBTI) of GaN MOSFETs Negative-Bias Temperature Instability (NBTI) of GaN MOSFETs Alex Guo and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Cambridge, MA, USA Sponsor:

More information

Gate current degradation in W-band InAlN/AlN/GaN HEMTs under Gate Stress

Gate current degradation in W-band InAlN/AlN/GaN HEMTs under Gate Stress Gate current degradation in W-band InAlN/AlN/GaN HEMTs under Gate tress Yufei Wu and Jesús. A. del Alamo Microsystems Technology Laboratories Massachusetts Institute of Technology Cambridge, MA 2139, U..A.

More information

InAlN/GaN high-electron-mobility transistors (HEMTs)

InAlN/GaN high-electron-mobility transistors (HEMTs) IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 11, NOVEMBER 2017 4435 Anomalous Source-Side Degradation of InAlN/GaN HEMTs Under High-Power Electrical Stress Yufei Wu, W. A. Sasangka, and Jesus A.

More information

Time Dependent Dielectric Breakdown in High Voltage GaN MIS HEMTs: The Role of Temperature

Time Dependent Dielectric Breakdown in High Voltage GaN MIS HEMTs: The Role of Temperature Time Dependent Dielectric Breakdown in High Voltage GaN MIS HEMTs: The Role of Temperature Shireen Warnock, Allison Lemus, and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts

More information

Temperature accelerated Degradation of GaN HEMTs under High power Stress: Activation Energy of Drain Current Degradation

Temperature accelerated Degradation of GaN HEMTs under High power Stress: Activation Energy of Drain Current Degradation Temperature accelerated Degradation of GaN HEMTs under High power Stress: Activation Energy of Drain Current Degradation Yufei Wu, Chia Yu Chen and Jesús A. del Alamo Microsystems Technology Laboratory

More information

Recent Progress in Understanding the DC and RF Reliability of GaN High Electron Mobility Transistors

Recent Progress in Understanding the DC and RF Reliability of GaN High Electron Mobility Transistors Recent Progress in Understanding the DC and RF Reliability of GaN High Electron Mobility Transistors J. A. del Alamo and J. Joh* Microsystems Technology Laboratories, MIT, Cambridge, MA *Presently with

More information

Reliability and Instability of GaN MIS-HEMTs for Power Electronics

Reliability and Instability of GaN MIS-HEMTs for Power Electronics Reliability and Instability of GaN MIS-HEMTs for Power Electronics Jesús A. del Alamo, Alex Guo and Shireen Warnock Microsystems Technology Laboratories Massachusetts Institute of Technology 2016 Fall

More information

Electrical Degradation of InAlN/GaN HEMTs Operating Under ON Conditions Yufei Wu and Jesús A. del Alamo, Fellow, IEEE

Electrical Degradation of InAlN/GaN HEMTs Operating Under ON Conditions Yufei Wu and Jesús A. del Alamo, Fellow, IEEE IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 9, SEPTEMBER 2016 3487 Electrical Degradation of InAlN/GaN HEMTs Operating Under ON Conditions Yufei Wu and Jesús A. del Alamo, Fellow, IEEE Abstract

More information

OFF-state TDDB in High-Voltage GaN MIS-HEMTs

OFF-state TDDB in High-Voltage GaN MIS-HEMTs OFF-state TDDB in High-Voltage GaN MIS-HEMTs Shireen Warnock and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Purpose Further understanding

More information

Recent Progress in Understanding the Electrical Reliability of GaN High-Electron Mobility Transistors

Recent Progress in Understanding the Electrical Reliability of GaN High-Electron Mobility Transistors Recent Progress in Understanding the Electrical Reliability of GaN High-Electron Mobility Transistors J. A. del Alamo Microsystems Technology Laboratories Massachusetts Institute of Technology 2015 MRS

More information

Planar View of Structural Degradation in GaN HEMT: Voltage, Time and Temperature Dependence

Planar View of Structural Degradation in GaN HEMT: Voltage, Time and Temperature Dependence Planar View of Structural Degradation in GaN HEMT: Voltage, Time and Temperature Dependence Jungwoo Joh 1, Prashanth Makaram 2 Carl V. Thompson 2 and Jesús A. del Alamo 1 1 Microsystems Technology Laboratories,

More information

GaN HEMT Reliability

GaN HEMT Reliability GaN HEMT Reliability J. A. del Alamo and J. Joh Microsystems Technology Laboratories, MIT ESREF 2009 Arcachon, Oct. 5-9, 2009 Acknowledgements: ARL (DARPA-WBGS program), ONR (DRIFT-MURI program) Jose Jimenez,

More information

Strain and Temperature Dependence of Defect Formation at AlGaN/GaN High Electron Mobility Transistors on a Nanometer Scale

Strain and Temperature Dependence of Defect Formation at AlGaN/GaN High Electron Mobility Transistors on a Nanometer Scale Strain and Temperature Dependence of Defect Formation at AlGaN/GaN High Electron Mobility Transistors on a Nanometer Scale Chung-Han Lin Department of Electrical & Computer Engineering, The Ohio State

More information

Microelectronics Reliability

Microelectronics Reliability Microelectronics Reliability () 87 879 Contents lists available at SciVerse ScienceDirect Microelectronics Reliability journal homepage: www.elsevier.com/locate/microrel Impact of high-power stress on

More information

Quantum-size effects in sub-10 nm fin width InGaAs finfets

Quantum-size effects in sub-10 nm fin width InGaAs finfets Quantum-size effects in sub-10 nm fin width InGaAs finfets Alon Vardi, Xin Zhao, and Jesús A. del Alamo Microsystems Technology Laboratories, MIT December 9, 2015 Sponsors: DTRA NSF (E3S STC) Northrop

More information

Electrical Degradation of InAlAs/InGaAs Metamorphic High-Electron Mobility Transistors

Electrical Degradation of InAlAs/InGaAs Metamorphic High-Electron Mobility Transistors Electrical Degradation of InAlAs/InGaAs Metamorphic High-Electron Mobility Transistors S. D. Mertens and J.A. del Alamo Massachusetts Institute of Technology Sponsor: Agilent Technologies Outline Introduction

More information

Electric-Field Induced F - Migration in Self-Aligned InGaAs MOSFETs and Mitigation

Electric-Field Induced F - Migration in Self-Aligned InGaAs MOSFETs and Mitigation Electric-Field Induced F - Migration in Self-Aligned InGaAs MOSFETs and Mitigation X. Cai, J. Lin, D. A. Antoniadis and J. A. del Alamo Microsystems Technology Laboratories, MIT December 5, 2016 Sponsors:

More information

30 nm In 0.7 Ga 0.3 As Inverted-type HEMT with Reduced Gate Leakage Current for Logic Applications

30 nm In 0.7 Ga 0.3 As Inverted-type HEMT with Reduced Gate Leakage Current for Logic Applications 30 nm In 0.7 Ga 0.3 As Inverted-type HEMT with Reduced Gate Leakage Current for Logic Applications T.-W. Kim, D.-H. Kim* and J. A. del Alamo Microsystems Technology Laboratories MIT Presently with Teledyne

More information

Ultra-Scaled InAs HEMTs

Ultra-Scaled InAs HEMTs Performance Analysis of Ultra-Scaled InAs HEMTs Neerav Kharche 1, Gerhard Klimeck 1, Dae-Hyun Kim 2,3, Jesús. A. del Alamo 2, and Mathieu Luisier 1 1 Network for Computational ti Nanotechnology and Birck

More information

COTS BTS Testing and Improved Reliability Test Methods

COTS BTS Testing and Improved Reliability Test Methods 2015 August 2015 SiC MOS Program Review COTS BTS Testing and Improved Reliability Test Methods Aivars Lelis, Ron Green, Dan Habersat, and Mooro El Outline Lelis (and Green) : COTS BTS results Standard

More information

Role of Electrochemical Reactions in the Degradation Mechanisms of AlGaN/GaN HEMTs

Role of Electrochemical Reactions in the Degradation Mechanisms of AlGaN/GaN HEMTs Role of Electrochemical Reactions in the Degradation Mechanisms of AlGaN/GaN HEMTs Feng Gao 1,2, Bin Lu 2, Carl V. Thompson 1, Jesús del Alamo 2, Tomás Palacios 2 1. Department of Materials Science and

More information

Microelectronics Reliability

Microelectronics Reliability Microelectronics Reliability 49 (29) 2 26 Contents lists available at ScienceDirect Microelectronics Reliability journal homepage: www.elsevier.com/locate/microrel Invited Paper GaN HEMT reliability J.A.

More information

Performance Enhancement of P-channel InGaAs Quantum-well FETs by Superposition of Process-induced Uniaxial Strain and Epitaxially-grown Biaxial Strain

Performance Enhancement of P-channel InGaAs Quantum-well FETs by Superposition of Process-induced Uniaxial Strain and Epitaxially-grown Biaxial Strain Performance Enhancement of P-channel InGaAs Quantum-well FETs by Superposition of Process-induced Uniaxial Strain and Epitaxially-grown Biaxial Strain Ling Xia 1, Vadim Tokranov 2, Serge R. Oktyabrsky

More information

Effect of Mechanical Stress on Gate Current and Degradation in AlGaN/GaN HEMTs

Effect of Mechanical Stress on Gate Current and Degradation in AlGaN/GaN HEMTs Effect of Mechanical Stress on Gate Current and Degradation in AlGaN/GaN HEMTs Andrew Koehler, Min Chu, Amit Gupta, Mehmet Baykan, Scott Thompson, and Toshikazu Nishida Florida MURI Review November 10,

More information

Dynamic On-resistance and Tunneling Based De-trapping in GaN HEMT

Dynamic On-resistance and Tunneling Based De-trapping in GaN HEMT MITSUBISHI ELECTRIC RESEARCH LABORATORIES http://www.merl.com Dynamic On-resistance and Tunneling Based De-trapping in GaN HEMT Zhu, L.; Teo, K.H.; Gao, Q. TR2015-047 June 2015 Abstract GaN HEMT dynamic

More information

The Prospects for III-Vs

The Prospects for III-Vs 10 nm CMOS: The Prospects for III-Vs J. A. del Alamo, Dae-Hyun Kim 1, Donghyun Jin, and Taewoo Kim Microsystems Technology Laboratories, MIT 1 Presently with Teledyne Scientific 2010 European Materials

More information

Microsystems Technology Laboratories, MIT. Teledyne Scientific Company (TSC)

Microsystems Technology Laboratories, MIT. Teledyne Scientific Company (TSC) Extraction of Virtual-Source Injection Velocity in sub-100 nm III-V HFETs 1,2) D.-H. Kim, 1) J. A. del Alamo, 1) D. A. Antoniadis and 2) B. Brar 1) Microsystems Technology Laboratories, MIT 2) Teledyne

More information

III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis

III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis Microsystems Technology Laboratories, MIT 1 presently with Teledyne Scientific 23rd International

More information

Trapping characteristics and parametric shifts in lateral GaN HEMTs with SiO/AlGaN gate stacks

Trapping characteristics and parametric shifts in lateral GaN HEMTs with SiO/AlGaN gate stacks Trapping characteristics and parametric shifts in lateral GaN HEMTs with SiO/AlGaN gate stacks The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story

More information

InGaAs Double-Gate Fin-Sidewall MOSFET

InGaAs Double-Gate Fin-Sidewall MOSFET InGaAs Double-Gate Fin-Sidewall MOSFET Alon Vardi, Xin Zhao and Jesús del Alamo Microsystems Technology Laboratories, MIT June 25, 214 Sponsors: Sematech, Technion-MIT Fellowship, and NSF E3S Center (#939514)

More information

Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development

Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development Center for High Performance Power Electronics Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development Dr. Wu Lu (614-292-3462, lu.173@osu.edu) Dr. Siddharth Rajan

More information

Impact of 110 uniaxial strain on n-channel In0.15Ga0.85As high electron mobility transistors

Impact of 110 uniaxial strain on n-channel In0.15Ga0.85As high electron mobility transistors Impact of 110 uniaxial strain on n-channel In0.15Ga0.85As high electron mobility transistors The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story

More information

Performance Analysis of Ultra-Scaled InAs HEMTs

Performance Analysis of Ultra-Scaled InAs HEMTs Purdue University Purdue e-pubs Birck and NCN Publications Birck Nanotechnology Center 2009 Performance Analysis of Ultra-Scaled InAs HEMTs Neerav Kharche Birck Nanotechnology Center and Purdue University,

More information

Investigation of Buffer Traps in AlGaN/GaN Heterostructure Field-Effect Transistors Using a Simple Test Structure

Investigation of Buffer Traps in AlGaN/GaN Heterostructure Field-Effect Transistors Using a Simple Test Structure http://dx.doi.org/10.5573/jsts.2014.14.4.478 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.4, AUGUST, 2014 Investigation of Buffer Traps in AlGaN/GaN Heterostructure Field-Effect Transistors

More information

Lecture 6: 2D FET Electrostatics

Lecture 6: 2D FET Electrostatics Lecture 6: 2D FET Electrostatics 2016-02-01 Lecture 6, High Speed Devices 2014 1 Lecture 6: III-V FET DC I - MESFETs Reading Guide: Liu: 323-337 (he mainly focuses on the single heterostructure FET) Jena:

More information

Polarization Induced 2DEG in AlGaN/GaN HEMTs: On the origin, DC and transient characterization. Ramakrishna Vetury. Committee

Polarization Induced 2DEG in AlGaN/GaN HEMTs: On the origin, DC and transient characterization. Ramakrishna Vetury. Committee Polarization Induced 2DEG in AlGaN/GaN HEMTs: On the origin, DC and transient characterization by Ramakrishna Vetury Committee Dr. James Ibbetson Prof. Evelyn Hu Prof. Robert York Prof. Umesh Mishra Acknowledgements

More information

Fig The electron mobility for a-si and poly-si TFT.

Fig The electron mobility for a-si and poly-si TFT. Fig. 1-1-1 The electron mobility for a-si and poly-si TFT. Fig. 1-1-2 The aperture ratio for a-si and poly-si TFT. 33 Fig. 1-2-1 All kinds defect well. (a) is the Dirac well. (b) is the repulsive Columbic

More information

Self-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5-nm Gate-Contact Separation

Self-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5-nm Gate-Contact Separation Self-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5-nm Gate-Contact Separation Alon Vardi, Lisa Kong, Wenjie Lu, Xiaowei Cai, Xin Zhao, Jesús Grajal* and Jesús A. del Alamo Microsystems Technology Laboratories,

More information

Lecture 22 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 2, 2007

Lecture 22 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 2, 2007 6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 22-1 Lecture 22 - The Si surface and the Metal-Oxide-Semiconductor Structure (cont.) April 2, 2007 Contents: 1. Ideal MOS structure

More information

Leakage Mechanisms. Thin films, fully depleted. Thicker films of interest for higher voltage applications. NC State

Leakage Mechanisms. Thin films, fully depleted. Thicker films of interest for higher voltage applications. NC State Leakage Mechanisms Thin films, fully depleted Leakage controlled by combined thermionic / field emission across the Schottky barrier at the film-electrode interfaces. Film quality effects barrier height,

More information

Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007

Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007 6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 28-1 Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007 Contents: 1. Second-order and

More information

Hussein Ayedh. PhD Studet Department of Physics

Hussein Ayedh. PhD Studet Department of Physics Hussein Ayedh PhD Studet Department of Physics OUTLINE Introduction Semiconductors Basics DLTS Theory DLTS Requirements Example Summary Introduction Energetically "deep trapping levels in semiconductor

More information

ECE 305: Fall MOSFET Energy Bands

ECE 305: Fall MOSFET Energy Bands ECE 305: Fall 2016 MOSFET Energy Bands Professor Peter Bermel Electrical and Computer Engineering Purdue University, West Lafayette, IN USA pbermel@purdue.edu Pierret, Semiconductor Device Fundamentals

More information

3190 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 60, NO. 10, OCTOBER 2013

3190 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 60, NO. 10, OCTOBER 2013 3190 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 60, NO. 10, OCTOBER 2013 Methodology for the Study of Dynamic ON-Resistance in High-Voltage GaN Field-Effect Transistors Donghyun Jin, Student Member, IEEE,

More information

ECE-305: Fall 2017 MOS Capacitors and Transistors

ECE-305: Fall 2017 MOS Capacitors and Transistors ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue

More information

CHARACTERIZATION AND RELIABILITY OF ALGAN/GAN HIGH ELECTRON MOBILITY TRANSISTORS

CHARACTERIZATION AND RELIABILITY OF ALGAN/GAN HIGH ELECTRON MOBILITY TRANSISTORS CHARACTERIZATION AND RELIABILITY OF ALGAN/GAN HIGH ELECTRON MOBILITY TRANSISTORS By ERICA ANN DOUGLAS A DISSERTATION PRESENTED TO THE GRADUATE SCHOOL OF THE UNIVERSITY OF FLORIDA IN PARTIAL FULFILLMENT

More information

High Voltage GaN Devices for Photovoltaics and High Frequency Switched Power Supplies

High Voltage GaN Devices for Photovoltaics and High Frequency Switched Power Supplies HIPER Lab Harris Integrative Photonics and Electronics Research Laboratory High Voltage GaN Devices for Photovoltaics and High Frequency Switched Power Supplies H. Rusty Harris Texas A&M University Depts.

More information

8. Schottky contacts / JFETs

8. Schottky contacts / JFETs Technische Universität Graz Institute of Solid State Physics 8. Schottky contacts / JFETs Nov. 21, 2018 Technische Universität Graz Institute of Solid State Physics metal - semiconductor contacts Photoelectric

More information

Sub-Boltzmann Transistors with Piezoelectric Gate Barriers

Sub-Boltzmann Transistors with Piezoelectric Gate Barriers Sub-Boltzmann Transistors with Piezoelectric Gate Barriers Raj Jana, Gregory Snider, Debdeep Jena Electrical Engineering University of Notre Dame 29 Oct, 2013 rjana1@nd.edu Raj Jana, E3S 2013, Berkeley

More information

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel

More information

Schottky diodes. JFETs - MESFETs - MODFETs

Schottky diodes. JFETs - MESFETs - MODFETs Technische Universität Graz Institute of Solid State Physics Schottky diodes JFETs - MESFETs - MODFETs Quasi Fermi level When the charge carriers are not in equilibrium the Fermi energy can be different

More information

Modeling of dielectric reliability in copper damascene interconnect systems under BTS conditions

Modeling of dielectric reliability in copper damascene interconnect systems under BTS conditions Modeling of dielectric reliability in copper damascene interconnect systems under BTS conditions P. Bělský 1, R. Streiter 2, H. Wolf 2, S. E. Schulz 1,2, O. Aubel 3, and T. Gessner 1,2 1 Chemnitz University

More information

Correlation between Current Collapse Phenomena and Deep-Level Defects in AlGaN/GaN Hetero-Structures Probed by Deep-Level Optical Spectroscopy

Correlation between Current Collapse Phenomena and Deep-Level Defects in AlGaN/GaN Hetero-Structures Probed by Deep-Level Optical Spectroscopy 総合工学第 23 巻 (211) 頁 Correlation between Current Collapse Phenomena and Deep-Level Defects in AlGaN/GaN Hetero-Structures Probed by Deep-Level Optical Spectroscopy Yoshitaka Nakano Abstract: We have investigated

More information

SSF65R580F. Main Product Characteristics 700V. V J max. 0.52Ω (typ.) I D 8.0A TO-220F. Features and Benefits. Description

SSF65R580F. Main Product Characteristics 700V. V J max. 0.52Ω (typ.) I D 8.0A TO-220F. Features and Benefits. Description Main Product Characteristics V DSS @T J max R DS (on) 700V 0.52Ω (typ.) 8.0A TO-220F Schematic Diagram Features and Benefits Low R DS(on) and FOM Extremely low switching loss Excellent stability and uniformity

More information

M R S Internet Journal of Nitride Semiconductor Research

M R S Internet Journal of Nitride Semiconductor Research Page 1 of 6 M R S Internet Journal of Nitride Semiconductor Research Volume 9, Article 7 The Ambient Temperature Effect on Current-Voltage Characteristics of Surface-Passivated GaN-Based Field-Effect Transistors

More information

Creation and annealing of point defects in germanium crystal lattices by subthreshold energy events

Creation and annealing of point defects in germanium crystal lattices by subthreshold energy events Creation and annealing of point defects in germanium crystal lattices by subthreshold energy events University of Sevilla 203 Sergio M. M. Coelho, Juan F. R. Archilla 2 and F. Danie Auret Physics Department,

More information

Traps in MOCVD n-gan Studied by Deep Level Transient Spectroscopy and Minority Carrier Transient Spectroscopy

Traps in MOCVD n-gan Studied by Deep Level Transient Spectroscopy and Minority Carrier Transient Spectroscopy Traps in MOCVD n-gan Studied by Deep Level Transient Spectroscopy and Minority Carrier Transient Spectroscopy Yutaka Tokuda Department of Electrical and Electronics Engineering, Aichi Institute of Technology,

More information

Theory of Hydrogen-Related Levels in Semiconductors and Oxides

Theory of Hydrogen-Related Levels in Semiconductors and Oxides Theory of Hydrogen-Related Levels in Semiconductors and Oxides Chris G. Van de Walle Materials Department University of California, Santa Barbara Acknowledgments Computations J. Neugebauer (Max-Planck-Institut,

More information

Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007

Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007 6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 29-1 Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007 Contents: 1. Non-ideal and second-order

More information

The effect of point defects in zircon

The effect of point defects in zircon aterials for nuclear waste immobilization: The effect of point defects in zircon iguel Pruneda Department of Earth Sciences University of Centre for Ceramic Immobilisation Radiation damage process α-decay

More information

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

Scaling Issues in Planar FET: Dual Gate FET and FinFETs Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar

More information

CMOS scaling rules Power density issues and challenges Approaches to a solution: Dimension scaling alone Scaling voltages as well

CMOS scaling rules Power density issues and challenges Approaches to a solution: Dimension scaling alone Scaling voltages as well 6.01 - Microelectronic Devices and Circuits Lecture 16 - CMOS scaling; The Roadmap - Outline Announcements PS #9 - Will be due next week Friday; no recitation tomorrow. Postings - CMOS scaling (multiple

More information

AlGaN/GaN-based HEMT on SiC substrate for microwave characteristics using different passivation layers

AlGaN/GaN-based HEMT on SiC substrate for microwave characteristics using different passivation layers PRAMANA c Indian Academy of Sciences Vol. 79, No. 1 journal of July 2012 physics pp. 151 163 AlGaN/GaN-based HEMT on SiC substrate for microwave characteristics using different passivation layers T R LENKA

More information

AIR FORCE INSTITUTE OF TECHNOLOGY

AIR FORCE INSTITUTE OF TECHNOLOGY IN-SITU GATE BIAS DEPENDENT STUDY OF NEUTRON IRRADIATION EFFECTS ON ALGAN/GAN HFETS THESIS Janusz K. Mikina, Captain, USAF AFIT/GNE/ENP/10M-06 DEPARTMENT OF THE AIR FORCE AIR UNIVERSITY AIR FORCE INSTITUTE

More information

Electrical Characteristics of Multilayer MoS 2 FET s

Electrical Characteristics of Multilayer MoS 2 FET s Electrical Characteristics of Multilayer MoS 2 FET s with MoS 2 /Graphene Hetero-Junction Contacts Joon Young Kwak,* Jeonghyun Hwang, Brian Calderon, Hussain Alsalman, Nini Munoz, Brian Schutter, and Michael

More information

Modelling of capacitance and threshold voltage for ultrathin normally-off AlGaN/GaN MOSHEMT

Modelling of capacitance and threshold voltage for ultrathin normally-off AlGaN/GaN MOSHEMT Pramana J. Phys. (07) 88: 3 DOI 0.007/s043-06-30-y c Indian Academy of Sciences Modelling of capacitance and threshold voltage for ultrathin normally-off AlGaN/GaN MOSHEMT R SWAIN, K JENA and T R LENKA

More information

Monolithically-Integrated Power Circuits in High-Voltage GaN-on-Si Heterojunction Technology

Monolithically-Integrated Power Circuits in High-Voltage GaN-on-Si Heterojunction Technology Monolithically-Integrated Power Circuits in High-Voltage GaN-on-Si Heterojunction Technology R. Reiner, P. Waltereit, B. Weiss, S. Mönch, M. Wespel, S. Müller, M. Mikulla, R. Quay, and O. Ambacher Fraunhofer

More information

IMPACT OF MECHANICAL STRESS ON ALGAN/GAN HEMT PERFORMANCE: CHANNEL RESISTANCE AND GATE CURRENT

IMPACT OF MECHANICAL STRESS ON ALGAN/GAN HEMT PERFORMANCE: CHANNEL RESISTANCE AND GATE CURRENT IMPACT OF MECHANICAL STRESS ON ALGAN/GAN HEMT PERFORMANCE: CHANNEL RESISTANCE AND GATE CURRENT By ANDREW DANIEL KOEHLER A DISSERTATION PRESENTED TO THE GRADUATE SCHOOL OF THE UNIVERSITY OF FLORIDA IN PARTIAL

More information

WorkShop Audace. INSA ROUEN 8 juin 2012

WorkShop Audace. INSA ROUEN 8 juin 2012 WorkShop Audace INSA ROUEN 8 juin 2012 Groupe de Physique des Matériaux Failure analysis of the HEMT GaN Cécile Genevois 8 juin 2012 AGENDA Context GPM presentation GPM: High Technology instruments Power

More information

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET Rev. 7 November 29 Product data sheet. Product profile. General description SiliconMAX ultra low level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

CCS050M12CM2 1.2kV, 50A Silicon Carbide Six-Pack (Three Phase) Module Z-FET TM MOSFET and Z-Rec TM Diode

CCS050M12CM2 1.2kV, 50A Silicon Carbide Six-Pack (Three Phase) Module Z-FET TM MOSFET and Z-Rec TM Diode CCS5M2CM2.2kV, 5A Silicon Carbide Six-Pack (Three Phase) Module Z-FET TM MOSFET and Z-Rec TM Diode Features Ultra Low Loss Zero Reverse Recovery Current Zero Turn-off Tail Current High-Frequency Operation

More information

The Effects of Thermal, Strain, and Neutron Irradiation on Defect Formation in AlGaN/GaN High Electron Mobility Transistors and GaN Schottky Diodes

The Effects of Thermal, Strain, and Neutron Irradiation on Defect Formation in AlGaN/GaN High Electron Mobility Transistors and GaN Schottky Diodes The Effects of Thermal, Strain, and Neutron Irradiation on Defect Formation in AlGaN/GaN High Electron Mobility Transistors and GaN Schottky Diodes DISSERTATION Presented in Partial Fulfillment of the

More information

AIR FORCE INSTITUTE OF TECHNOLOGY

AIR FORCE INSTITUTE OF TECHNOLOGY THE EFFECT OF RADIATION ON THE ELECTRICAL PROPERTIES OF ALUMINUM GALLIUM NITRIDE/GALLIUM NITRIDE HETEROSTRUCTURES DISSERTATION John W. McClory, Lieutenant Colonel, USA AFIT/DS/ENP/08-01 DEPARTMENT OF THE

More information

OptiMOS 3 Power-MOSFET

OptiMOS 3 Power-MOSFET BSB14N8NP3 G OptiMOS 3 Power-MOSFET Features Optimized technology for DC/DC converters Excellent gate charge x R DS(on) product (FOM) Low profile (

More information

TO-247-3L Inner Circuit Product Summary I C) R DS(on)

TO-247-3L Inner Circuit Product Summary I C) R DS(on) Silicon Carbide Power MOSFET N-CHANNEL ENHANCEMENT MODE TO-247-3L Inner Circuit Product Summary V DS I D(@25 C) R DS(on) 1200V 20A 120mΩ Features u Low On-Resistance u Low Capacitance u Avalanche Ruggedness

More information

AIR FORCE INSTITUTE OF TECHNOLOGY

AIR FORCE INSTITUTE OF TECHNOLOGY EFFECT OF VARIATION OF SILICON NITRIDE PASSIVATION LAYER ON ELECTRON IRRADIATED ALUMINUM GALLIUM NITRIDE/GALLIUM NITRIDE HEMT STRUCTURES DISSERTATION Helen C. Jackson, Civilian, USAF AFIT- ENP-DS-14-J-17

More information

Study of Interface Traps in AlGaN/GaN MISHEMTs Using LPCVD SiN x as Gate Dielectric

Study of Interface Traps in AlGaN/GaN MISHEMTs Using LPCVD SiN x as Gate Dielectric 824 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 3, MARCH 2017 Study of Interface Traps in AlGaN/GaN MISHEMTs Using LPCVD SiN x as Gate Dielectric Xing Lu, Kun Yu, Huaxing Jiang, Anping Zhang, Senior

More information

Charge Loss Measurement under illumination in Single-Poly One-Time-Programming Floating Gate Non-Volatile-Memories

Charge Loss Measurement under illumination in Single-Poly One-Time-Programming Floating Gate Non-Volatile-Memories Proceedings of the 6th WSEAS International Conference on Instrumentation, Measurement, Circuits & Systems, Hangzhou, China, April 15-17, 2007 63 Charge Loss Measurement under illumination in Single-Poly

More information

SSF7NS65UF 650V N-Channel MOSFET

SSF7NS65UF 650V N-Channel MOSFET Main Product Characteristics V DSS R DS(on) 650V 0.6Ω (typ.) I D 7A 1 Features and Benefits TO-220F Marking and Pin Assignment S c h e m a ti c Dia g r a m High dv/dt and avalanche capabilities 100% avalanche

More information

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing

More information

Electrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET

Electrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET Microelectronics Reliability xxx (2007) xxx xxx www.elsevier.com/locate/microrel Electrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET Z. Tang a, P.D. Ye b, D. Lee a, C.R. Wie a, * a Department

More information

OptiMOS 3 Power-Transistor

OptiMOS 3 Power-Transistor OptiMOS 3 Power-Transistor Features N-channel, normal level Excellent gate charge x R DS(on) product (FOM) Product Summary V DS 1 V R DS(on),max 7.2 mω I D 8 A Very low on-resistance R DS(on) 175 C operating

More information

Hardness Assurance Issues for GaN/AlGaN HEMTs

Hardness Assurance Issues for GaN/AlGaN HEMTs Hardness Assurance Issues for GaN/AlGaN HEMTs Dan Fleetwood Landreth Professor of Engineering Professor of EE; Professor of Physics Chair, EECS Department dan.fleetwood@vanderbilt.edu Co-authors: J. Chen,

More information

Reliability Concerns due to Self-Heating Effects in GaN HEMTs

Reliability Concerns due to Self-Heating Effects in GaN HEMTs Reliability Concerns due to Self-Heating Effects in GaN HEMTs B. Padmanabhan, D. Vasileska and S. M. Goodnick School of Electrical, Computer and Energy Engineering Arizona State University, Tempe, Arizona

More information

OptiMOS TM 3 Power-Transistor

OptiMOS TM 3 Power-Transistor OptiMOS TM 3 Power-Transistor Features N-channel, normal level Excellent gate charge x R DS(on) product (FOM) Very low on-resistance R DS(on) Product Summary V DS 15 V R DS(on),max (TO263) 1.8 mw I D 83

More information

Technology Development for InGaAs/InP-channel MOSFETs

Technology Development for InGaAs/InP-channel MOSFETs MRS Spring Symposium, Tutorial: Advanced CMOS Substrates, Devices, Reliability, and Characterization, April 13, 2009, San Francisco Technology Development for InGaAs/InP-channel MOSFETs Mark Rodwell University

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold

More information

Subthreshold Logical Effort: A Systematic Framework for Optimal Subthreshold Device Sizing

Subthreshold Logical Effort: A Systematic Framework for Optimal Subthreshold Device Sizing Subthreshold Logical Effort: A Systematic Framework for Optimal Subthreshold Device Sizing John Keane, Hanyong Eom, ae-hyoung Kim, Sachin Sapatnekar, Chris Kim University of Minnesota Department of Electrical

More information

Dual-metal-gate Structure of AlGaN/GaN MIS HEMTs Analysis and Design

Dual-metal-gate Structure of AlGaN/GaN MIS HEMTs Analysis and Design Dual-metal-gate Structure of AlGaN/GaN MIS HEMTs Analysis and Design Mr. Gaurav Phulwari 1, Mr. Manish Kumar 2 Electronics & Communication Engineering 1, 2, Bhagwant University, Ajmer 1,2 M.Tech Scholar

More information

OptiMOS TM 3 Power-Transistor

OptiMOS TM 3 Power-Transistor IPB2N25N3 G OptiMOS TM 3 Power-Transistor Features N-channel, normal level Excellent gate charge x R DS(on) product (FOM) Very low on-resistance R DS(on) Product Summary V DS 25 V R DS(on),max 2 mw I D

More information

Prospects for Ge MOSFETs

Prospects for Ge MOSFETs Prospects for Ge MOSFETs Sematech Workshop December 4, 2005 Dimitri A. Antoniadis Microsystems Technology Laboratories MIT Sematech Workshop 2005 1 Channel Transport - I D I D =WQ i (x 0 )v xo v xo : carrier

More information

Al/Ti/4H SiC Schottky barrier diodes with inhomogeneous barrier heights

Al/Ti/4H SiC Schottky barrier diodes with inhomogeneous barrier heights Al/Ti/4H SiC Schottky barrier diodes with inhomogeneous barrier heights Wang Yue-Hu( ), Zhang Yi-Men( ), Zhang Yu-Ming( ), Song Qing-Wen( ), and Jia Ren-Xu( ) School of Microelectronics and Key Laboratory

More information

III-V Nanowire TFETs

III-V Nanowire TFETs III-V Nanowire TFETs Lars-Erik Wernersson Lund Univeristy, Sweden Final Workshop 10 November 2017 Energy Efficient Tunnel FET Switches and Circuits imec 1 OUTLINE Status of III-V NW TFETs TFET Variability

More information

OptiMOS &!Power-Transistor

OptiMOS &!Power-Transistor OptiMOS &!Power-Transistor Feature % N-Channel % Enhancement mode % Logic Level % High Current Rating % Excellent Gate Charge x R DS(on) product (FOM) %!Superior thermal resistance %!175 C operating temperature

More information

N-Channel Enhancement-Mode Vertical DMOS FET

N-Channel Enhancement-Mode Vertical DMOS FET N-Channel Enhancement-Mode Vertical DMOS FET Features Free from secondary breakdown Low power drive requirement Ease of paralleling Low C ISS and fast switching speeds Excellent thermal stability Integral

More information

Negative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues. Dieter K. Schroder Arizona State University Tempe, AZ

Negative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues. Dieter K. Schroder Arizona State University Tempe, AZ Negative Bias Temperature Instability (NBTI) Physics, Materials, Process, and Circuit Issues Dieter K. Schroder Arizona State University Tempe, AZ Introduction What is NBTI? Material Issues Device Issues

More information

Lecture 9. Strained-Si Technology I: Device Physics

Lecture 9. Strained-Si Technology I: Device Physics Strain Analysis in Daily Life Lecture 9 Strained-Si Technology I: Device Physics Background Planar MOSFETs FinFETs Reading: Y. Sun, S. Thompson, T. Nishida, Strain Effects in Semiconductors, Springer,

More information

High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs

High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs Prof. (Dr.) Tejas Krishnamohan Department of Electrical Engineering Stanford University, CA & Intel Corporation

More information

500V N-Channel MOSFET

500V N-Channel MOSFET 830 / 830 500V N-Channel MOSFET General Description This Power MOSFET is produced using SL semi s advanced planar stripe DMOS technology. This advanced technology has been especially tailored to minimize

More information