Boost Charge Pump Current PLL

Size: px
Start display at page:

Download "Boost Charge Pump Current PLL"

Transcription

1 oost Charge Pump Current PLL ormal Charge Pump f R Σ K φ oost K v oost R f O K φb oost Charge Pump C C Fig. : 3 rd -Order PLL with Current-Mode Phase-Detector and oosted Charge Pump useful functions and identities Units Constants Table of Contents I. Introduction II. Inputs III. Pole and Zero Location Sizing IV. Loop Filter Component Sizing V. Copyright and Trademark otice Introduction In a boosted charge pump PLL, the loop dynamics are changed temporarily to increase the bandwidth of the PLL to allow faster settling. When the loop is close to settling, the bandwidth is reduced for good spurious and phase noise performance. There are several ways to boost the bandwidth, with the most popular method being an increase in the charge pump current. A boost in the charge pump current increases the unity-gain bandwidth, and changes the phase margin. For design an additional constraint must be introduced so the phase margin in boost and non-boost modes are a given value. The PLL need not be overconstrained, by adding to design procedure a new variable ωp/ωu, the ratio of the non-dominant pole to unity-gain bandwidth This is normally set equal to ωu/ωz, the ratio of the unity gain bandwidth to loop zero.

2 Inputs oost 0 f step 5MHz I : 00µA MHz K v : π5 volt num: 00 f u : 0kHz Preliminary Calculations f o : f r I K φ : π : Desired frequency boost : Maximum output frequency step f o : GHz Output Frequency f r : MHz Reference frequency f acc : khz Acceptable frequency error for settling PM des : 60deg Desired phase margin in non-boost mode PM b : 50deg Desired phase margin in boost mode i :.. num ω u : πf u 0 3 Charge pump current VCO Gain umber of points for plotting Desired unity gain bandwidth Divider ratio Tri-state charge pump gain

3 Pole and Zero Location Sizing The open-loop transfer function for the PLL is GH( s) ω u ω ub + Where is the desired bandwidth boost in boost mode. ω ub ω u wu_wz s + K φ K v ω u ( C + C ) s s + ω u ow by setting the loop gain equal to unity, the unity gain bandwidth and phase margin can be solved for with the result given in the following equations: K φ K v ( ) C + C In boost mode the bandwidths and phase margin equations become: K φb K v ( ) C + C For design PM, PM b, and are given, which are used to find wu_wz and with the following routine. x is a intial guess for the root finding routine. ( ) : x 3 ωp_ωu PM, PM b, wu_wz + + ( wu_wz) + root atan tan PM + atan x atan PM b, x x ωu_ωz( PM, PM b, ) : tan PM + atan ωp_ωu( PM, PM b, ) The following figures shows the effect of pole and zero spacings verses desired phase margin. Here the boost and the non-boost phase margins are swept together. Pole Placement vs. oost & Phase Margin 40 PM atan( wu_wz) atan PM b 4 atan wu_wz ( ) atan Zero Placement vs. oost & Phase Margin wu/wp 0 wp/wu 0 We can see the pole placement plots that the required zero placement is a weak function of the bandwidth boosting, but the pole placement is a strong function of the bandwidth boosting. A quick estimate the wu_wz and wp_wz values can be found by using the same value without boosting for wu_wz and use times that value for wp_wz. : Phase Margin (deg) andwidth oost by andwidth oost by 5 andwidth oost by 0 ω ω (,, ) Phase Margin (deg) andwidth oost by andwidth oost by 5 andwidth oost by 0

4 ωu_ωz( PM, PM b, ) + ( ) : Kφb_Kφ PM, PM b, (,, oost) ( ) wu_wz : ωu_ωz PM des PM b : ωp_ωu PM des, PM b, oost Kφb_Kφ wu_wz + + As a function of the desired phase margins: ( ωu_ωz( PM, PM b, ) ) + + ωp_ωu( PM, PM b, ) We plot the current boost required for a given bandwidth boost in the next figure. An important concept to note is from the plot is that more current is required to boost the bandwidth than the ratio of the bandwidths. If a certain bandwidth is required for modulation or settling time purposes, care must be taken to overdesign the bandwidth to account for process variations, especially with respect to K v of the VCO, which can vary up to 00% ( wu_wz) + wu_wz With a given (bandwidth boost), and phase margins there is a required value for the boosted current. The following equation is the ratio of the boosted current to the un-boosted current. + Current oost Required vs. oost and PM ( ) ωp_ωu PM, PM b, Current oost 0 0 For large phase margins the boosted current approaches, the bandwidth boost. Finding andwidth oost Given Current oost Alternatively, if the boosted current is given and the boosted bandwidth is calculated, a root finder can use the previous expression to find the resulting expression: Kφb_Kφ given : Phase Margin (deg) andwidth oost by andwidth oost by 5 andwidth oost by 0 ( ) : x 4 root( Kφb_Kφ( PM des, PM b, x) Kφb_Kφ given, x) PM des, PM b, Kφb_Kφ given ( ) PM des, PM b, Kφb_Kφ given 4

5 Sizing the Loop Filter Components With the pole/unity and zero/unity bandwidth ratios, the loop filter components can also be sized, by solving the following three equations simultaneously. ω u ω u wu_wz ω u K φ K v ( ) C + C R C + C R C ( ) wu_wz + + The solution to these three equations are the following loop filter components: C : K φ K v wu_wzω u wu_wz + + C 63.9 pf C : K φ K v ( wu_wz ) wu_wzω u wu_wz + + C.686 nf R : Plugging these values back into the original transfer function yields the following expression. + wu_wz s + ω u GH( s) wu_wz + s s + ω u ω u The magnitude and phase responses of this transfer function are MagGH( f_fu) wu_wzω u K φ K v : and in boost mode + wu_wz + + wu_wz + f_fu ( wu_wzf_fu) + + f_fu + Kφb_Kφ ( wu_wzf_fu) + MagGHb( f_fu) : wu_wz + f_fu f_fu + f_fu AngleGH( f_fu) : 80deg + atan( wu_wzf_fu) atan R kω 5

6 The following movie illustrates how the poles, zeros and frequency response changes as the bandwidth boosting is changed. The zero location doesn't move that much with respect to boost to maintain stability at the low loop bandwidth. The pole location moves almost proportional to the boost and always remains a small factor larger than the boost bandwidth. The closed loop expression for the PLL with boost filter in normal mode for frequencies much greater than the unity gain bandwidth is: fo_fi( f r ) + wu_wz wu_wz + f r f u If we assume *wu_wz, and wu_wz >>, the expression simplifies to fo_fi f r ( ) f r f u wu_wz Thus a boost in bandwidth is directly results in a loss of reference spur attenuation by the same amount. This means bandwidth in the unboosted mode will have be reduced by about sqrt(), and on-chip capacitors also increased in area by the sqrt(), so one must cautious using this architecture. In another article we see some loop filter modifications that can be made to improve stabilization in boost mode. Copyright and Trademark otice All software and other materials included in this document are protected by copyright, and are owned or controlled by Circuit Sage. The routines are protected by copyright as a collective work and/or compilation, pursuant to federal copyright laws, international conventions, and other copyright laws. Any reproduction, modification, publication, transmission, transfer, sale, distribution, performance, display or exploitation of any of the routines, whether in whole or in part, without the express written permission of Circuit Sage is prohibited. 6

2 nd Order PLL Design and Analysis

2 nd Order PLL Design and Analysis nd Order PLL Design and Analysis S REF Phase Detector Σ K f Loop Filter VCO K V s R C Loop Divider Fig. : nd Order PLL with Current-Mode Phase Detector useful functions and identities Units Constants Table

More information

Impedance Matching with Transmission Lines

Impedance Matching with Transmission Lines Impedance Matching with Transmission Lines /4 W Z L useful functions and identities Units Constants Table of Contents I. Introduction II. Inputs III. Transmission Line Synthesis Function IV. Single Shunt

More information

Sallen-Key Low Pass Filter Design Routine

Sallen-Key Low Pass Filter Design Routine Sallen-Key Low Pass Filter Design Routine v v x i v R o C R C G V noa Fig. : Single-ended Sallen-Key filter Note: This routine is a reduction of a more complex version. This reduction is still taking place,

More information

Class E Design Formulas V DD

Class E Design Formulas V DD Class E Design Formulas V DD RFC C L+X/ω V s (θ) I s (θ) Cd R useful functions and identities Units Constants Table of Contents I. Introduction II. Process Parameters III. Inputs IV. Standard Class E Design

More information

Lowpass L Matching Network Designer

Lowpass L Matching Network Designer Lowpass L Matching Network Designer V S L V L I S j*x S C j*x L Table of Contents I. General Impedance Matching II. Impedance Transformation for Power Amplifiers III. Inputs IV. Calculations V. Outputs

More information

Lecture 120 Filters and Charge Pumps (6/9/03) Page 120-1

Lecture 120 Filters and Charge Pumps (6/9/03) Page 120-1 Lecture 120 Filters and Charge Pumps (6/9/03) Page 1201 LECTURE 120 FILTERS AND CHARGE PUMPS (READING: [4,6,9,10]) Objective The objective of this presentation is examine the circuits aspects of loop filters

More information

Behavior of Phase-Locked Loops

Behavior of Phase-Locked Loops Phase-Locked Loops Behavior of Phase-Locked Loops Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering Mathematical Model of VCOs 6- Phase of Signals V0 = Vmsin 0t V = Vmsin

More information

Feedback design for the Buck Converter

Feedback design for the Buck Converter Feedback design for the Buck Converter Portland State University Department of Electrical and Computer Engineering Portland, Oregon, USA December 30, 2009 Abstract In this paper we explore two compensation

More information

Homework Assignment 11

Homework Assignment 11 Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors

More information

LECTURE 090 FILTERS AND CHARGE PUMPS

LECTURE 090 FILTERS AND CHARGE PUMPS Lecture 090 Filters and Charge Pumps (09/01/03) Page 0901 LECTURE 090 FILTERS AND CHARGE PUMPS Objective The objective of this presentation is to examine the circuits aspects of loop filters and charge

More information

Spurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL. University of California at San Diego, La Jolla, CA

Spurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL. University of California at San Diego, La Jolla, CA Spurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL Kevin Wang 1, Ashok Swaminathan 1,2, Ian Galton 1 1 University of California at San Diego, La Jolla, CA 2 NextWave

More information

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features DATASHEET ICS307-03 Description The ICS307-03 is a dynamic, serially programmable clock source which is flexible and takes up minimal board space. Output frequencies are programmed via a 3-wire SPI port.

More information

Bandwidth of op amps. R 1 R 2 1 k! 250 k!

Bandwidth of op amps. R 1 R 2 1 k! 250 k! Bandwidth of op amps An experiment - connect a simple non-inverting op amp and measure the frequency response. From the ideal op amp model, we expect the amp to work at any frequency. Is that what happens?

More information

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

Homework Assignment No. 3 - Solutions

Homework Assignment No. 3 - Solutions ECE 6440 Summer 2003 Page 1 Homework Aignment o. 3 Problem 1 (10 point) Aume an LPLL ha F() 1 and the PLL parameter are 0.8V/radian, K o 100 MHz/V, and the ocillation frequency, f oc 500MHz. Sketch the

More information

An On-Chip All-Digital Measurement Circuit to Characterize Phase-Locked Loop Response in 45-nm SOI

An On-Chip All-Digital Measurement Circuit to Characterize Phase-Locked Loop Response in 45-nm SOI An On-Chip All-Digital Measurement Circuit to Characterize Phase-Locked Loop Response in 45-nm SOI Dennis Fischette, Richard DeSantis, John H. Lee 1 AMD, Sunnyvale, California, USA 1 MIT, Cambridge, Massachusetts,

More information

University of Illinois at Chicago Spring ECE 412 Introduction to Filter Synthesis Homework #4 Solutions

University of Illinois at Chicago Spring ECE 412 Introduction to Filter Synthesis Homework #4 Solutions Problem 1 A Butterworth lowpass filter is to be designed having the loss specifications given below. The limits of the the design specifications are shown in the brick-wall characteristic shown in Figure

More information

Oversampling Converters

Oversampling Converters Oversampling Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 56 Motivation Popular approach for medium-to-low speed A/D and D/A applications requiring

More information

Stability of Operational amplifiers

Stability of Operational amplifiers Stability o Operational ampliiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 05 Table o contents Use o operational ampliiers Stability o 2-stage opamp

More information

DATA SHEET. BGY115A; BGY115B; BGY115C/P; BGY115D UHF amplifier modules DISCRETE SEMICONDUCTORS May 13

DATA SHEET. BGY115A; BGY115B; BGY115C/P; BGY115D UHF amplifier modules DISCRETE SEMICONDUCTORS May 13 DISCRETE SEMICONDUCTORS DATA SHEET Supersedes data of May 994 File under Discrete Semiconductors, SC9 996 May 3 FEATURES 6 V nominal supply voltage996 May 3. W output power (BGY5A, BGY5B and BGY5D).4 W

More information

LECTURE 3 CMOS PHASE LOCKED LOOPS

LECTURE 3 CMOS PHASE LOCKED LOOPS Lecture 03 (8/9/18) Page 3-1 LECTURE 3 CMOS PHASE LOCKED LOOPS Topics The acquisition process unlocked state Noise in linear PLLs Organization: Systems Perspective Types of PLLs and PLL Measurements PLL

More information

Systems Analysis and Control

Systems Analysis and Control Systems Analysis and Control Matthew M. Peet Arizona State University Lecture 24: Compensation in the Frequency Domain Overview In this Lecture, you will learn: Lead Compensators Performance Specs Altering

More information

24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL

24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL 24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL John G. Maneatis 1, Jaeha Kim 1, Iain McClatchie 1, Jay Maxey 2, Manjusha Shankaradas 2 True Circuits, Los Altos,

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

Surface Mount Chip Capacitors

Surface Mount Chip Capacitors Features High '' Factor at high frequencies High RF power capabilities Low High self resonant frequencies Excellent stability across temperature range Small size High Frequency Measurement and Performance

More information

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

More information

CE/CS Amplifier Response at High Frequencies

CE/CS Amplifier Response at High Frequencies .. CE/CS Amplifier Response at High Frequencies INEL 4202 - Manuel Toledo August 20, 2012 INEL 4202 - Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3

More information

Assessment.mcd. Comparison frequency at phase detector. Margin sought compared to ideal phase detector noise floor, db

Assessment.mcd. Comparison frequency at phase detector. Margin sought compared to ideal phase detector noise floor, db U029 PLL Synthesizer Phase Noise PLL Synthesizer Phase Noise FLO 9400 6 ω n 2π3000 Nominal loop natural frequency ζ 0.8 F ref 0 5 K v 2π500 6 0.005 K d 2π Nominal loop damping factor Comparison frequency

More information

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013. Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

More information

Chapter 6 Frequency response of circuits. Stability

Chapter 6 Frequency response of circuits. Stability Chapter 6 Frequency response of circuits. Stability 6.. The frequency response of elementary functions 6... The frequency bandwidth 6... The frequency bandwidth /A/(dB ) A 0 3dB min max 6... The frequency

More information

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 = ECE 3050A, Spring 2004 Page Problem (20 points This problem must be attempted) The simplified schematic of a feedback amplifier is shown. Assume that all transistors are matched and g m ma/v and r ds.

More information

UNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo

UNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo UNIVERSITÀ DEGLI STUDI DI CATANIA DIPARTIMENTO DI INGEGNERIA ELETTRICA, ELETTRONICA E DEI SISTEMI Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo

More information

1 (20 pts) Nyquist Exercise

1 (20 pts) Nyquist Exercise EE C128 / ME134 Problem Set 6 Solution Fall 2011 1 (20 pts) Nyquist Exercise Consider a close loop system with unity feedback. For each G(s), hand sketch the Nyquist diagram, determine Z = P N, algebraically

More information

A LDO Regulator with Weighted Current Feedback Technique for 0.47nF-10nF Capacitive Load

A LDO Regulator with Weighted Current Feedback Technique for 0.47nF-10nF Capacitive Load A LDO Regulator with Weighted Current Feedback Technique for 0.47nF-10nF Capacitive Load Presented by Tan Xiao Liang Supervisor: A/P Chan Pak Kwong School of Electrical and Electronic Engineering 1 Outline

More information

Multi-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors

Multi-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors Multi-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors Indexing terms: Multi-bit ΣΔ Modulators, High-speed, high-resolution A/D conversion. This paper presents

More information

UNIVERSITY OF CAMBRIDGE INTERNATIONAL EXAMINATIONS General Certificate of Education Advanced Level PHYSICS 9702/06

UNIVERSITY OF CAMBRIDGE INTERNATIONAL EXAMINATIONS General Certificate of Education Advanced Level PHYSICS 9702/06 Centre Number Candidate Number Name UNIVERSITY OF CAMBRIDGE INTERNATIONAL EXAMINATIONS General Certificate of Education Advanced Level PHYSICS 9702/06 Paper 6 Candidates answer on the Question Paper. No

More information

Introduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed Abu-Hajar, Ph.D.

Introduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed Abu-Hajar, Ph.D. Introduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed Abu-Hajar, Ph.D. abuhajar@digitavid.net Presentation Outline What is Phase Locked Loop (PLL) Basic PLL System Problem of Lock Acquisition Phase/Frequency

More information

Systems Analysis and Control

Systems Analysis and Control Systems Analysis and Control Matthew M. Peet Arizona State University Lecture 21: Stability Margins and Closing the Loop Overview In this Lecture, you will learn: Closing the Loop Effect on Bode Plot Effect

More information

Fundamentals of PLLs (III)

Fundamentals of PLLs (III) Phase-Locked Loops Fundamentals of PLLs (III) Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering Phase transfer function in linear model i (s) Kd e (s) Open-loop transfer

More information

EE221 Circuits II. Chapter 14 Frequency Response

EE221 Circuits II. Chapter 14 Frequency Response EE22 Circuits II Chapter 4 Frequency Response Frequency Response Chapter 4 4. Introduction 4.2 Transfer Function 4.3 Bode Plots 4.4 Series Resonance 4.5 Parallel Resonance 4.6 Passive Filters 4.7 Active

More information

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs Advanced Analog Integrated Circuits Operational Transconductance Amplifier II Multi-Stage Designs Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard

More information

Active Filter Design by Carsten Kristiansen Napier University. November 2004

Active Filter Design by Carsten Kristiansen Napier University. November 2004 by Carsten Kristiansen November 2004 Title page Author: Carsten Kristiansen. Napier No: 0400772. Assignment partner: Benjamin Grydehoej. Assignment title:. Education: Electronic and Computer Engineering.

More information

SHM-14 Ultra-Fast, 14-Bit Linear Monolithic Sample-Hold Amplifiers

SHM-14 Ultra-Fast, 14-Bit Linear Monolithic Sample-Hold Amplifiers INNOVATION and EX C ELL E N C E Ultra-Fast, 1-Bit Linear Monolithic Sample-Hold Amplifiers FEATURES Fast acquisition time: 10ns to ±0.1% 0ns to ±0.0% ns to ±0.01% ±0.001% Nonlinearity 6µV rms output noise

More information

Accurate Fourier Analysis for Circuit Simulators

Accurate Fourier Analysis for Circuit Simulators Accurate Fourier Analysis for Circuit Simulators Kenneth S. Kundert Cadence Design Systems (Based on Presentation to CICC 94) Abstract A new approach to Fourier analysis within the context of circuit simulation

More information

EE221 Circuits II. Chapter 14 Frequency Response

EE221 Circuits II. Chapter 14 Frequency Response EE22 Circuits II Chapter 4 Frequency Response Frequency Response Chapter 4 4. Introduction 4.2 Transfer Function 4.3 Bode Plots 4.4 Series Resonance 4.5 Parallel Resonance 4.6 Passive Filters 4.7 Active

More information

DISCRETE SEMICONDUCTORS DATA SHEET. PMBT3906 PNP switching transistor. Product specification Supersedes data of 1999 Apr 27.

DISCRETE SEMICONDUCTORS DATA SHEET. PMBT3906 PNP switching transistor. Product specification Supersedes data of 1999 Apr 27. DISCRETE SEMICONDUCTORS DATA SHEET Supersedes data of 1999 Apr 27 2004 Jan 21 FEATURES Collector current capability I C = 200 ma Collector-emitter voltage V CEO = 40 V. APPLICATIONS General amplification

More information

Lecture (5) Power Factor,threephase circuits, and Per Unit Calculations

Lecture (5) Power Factor,threephase circuits, and Per Unit Calculations Lecture (5) Power Factor,threephase circuits, and Per Unit Calculations 5-1 Repeating the Example on Power Factor Correction (Given last Class) P? Q? S? Light Motor From source 1000 volts @ 60 Htz 10kW

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam

More information

Analysis and Design of Analog Integrated Circuits Lecture 12. Feedback

Analysis and Design of Analog Integrated Circuits Lecture 12. Feedback Analysis and Design of Analog Integrated Circuits Lecture 12 Feedback Michael H. Perrott March 11, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Open Loop Versus Closed Loop Amplifier

More information

INDIAN SPACE RESEARCH ORGANISATION. Recruitment Entrance Test for Scientist/Engineer SC 2017

INDIAN SPACE RESEARCH ORGANISATION. Recruitment Entrance Test for Scientist/Engineer SC 2017 1. The signal m (t) as shown is applied both to a phase modulator (with kp as the phase constant) and a frequency modulator with ( kf as the frequency constant) having the same carrier frequency. The ratio

More information

Coefficients of Recursive Linear Time-Invariant First-Order Low-Pass and High-Pass Filters (v0.1)

Coefficients of Recursive Linear Time-Invariant First-Order Low-Pass and High-Pass Filters (v0.1) Coefficients of Recursive Linear Time-Invariant First-Order Low-Pass and High-Pass Filters (v0. Cliff Sparks www.arpchord.com The following is a quick overview of recursive linear time-invariant first-order

More information

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5. Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize

More information

2GHz Microstrip Low Pass Filter Design with Open-Circuited Stub

2GHz Microstrip Low Pass Filter Design with Open-Circuited Stub IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 13, Issue 2, Ver. II (Mar. - Apr. 2018), PP 01-09 www.iosrjournals.org 2GHz Microstrip

More information

Charge Pump. Loop Filter. VCO Divider

Charge Pump. Loop Filter. VCO Divider FEATURES PIN CONFIGURATION Low phase noise XO Input from crystal or clock at 10-27MHz. Integrated crystal load capacitor: no external load capacitor required. Output clocks up to 160MHz. Low phase noise

More information

ESE319 Introduction to Microelectronics. Feedback Basics

ESE319 Introduction to Microelectronics. Feedback Basics Feedback Basics Feedback concept Feedback in emitter follower Stability One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability

More information

Design of Narrow Band Filters Part 2

Design of Narrow Band Filters Part 2 E.U.I.T. Telecomunicación 200, Madrid, Spain, 27.09 30.09.200 Design of Narrow Band Filters Part 2 Thomas Buch Institute of Communications Engineering University of Rostock Th. Buch, Institute of Communications

More information

5mm photodiode PD333-3C/H0/L2

5mm photodiode PD333-3C/H0/L2 Features Fast response time High photo sensitivity Small junction capacitance Pb free The product itself will remain within RoHS compliant version Compliance with EU REACH Description is a high speed and

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

LM148 Low Power Quad 741 Operational Amplifier

LM148 Low Power Quad 741 Operational Amplifier Low Power Quad 4 Operational mplifier www.fairchildsemi.com Features 4 op amp operating characteristics Low supply current drain. m/amplifier lass output stage no crossover distortion Pin compatible with

More information

EE241 - Spring 2006 Advanced Digital Integrated Circuits

EE241 - Spring 2006 Advanced Digital Integrated Circuits EE241 - Spring 2006 Advanced Digital Integrated Circuits Lecture 20: Asynchronous & Synchronization Self-timed and Asynchronous Design Functions of clock in synchronous design 1) Acts as completion signal

More information

Metastable states in an RF driven Josephson oscillator

Metastable states in an RF driven Josephson oscillator Metastable states in an RF driven Josephson oscillator R. VIJAYARAGHAVAN Daniel Prober Robert Schoelkopf Steve Girvin Department of Applied Physics Yale University 3-16-2006 APS March Meeting I. Siddiqi

More information

Type FCA Acrylic Surface Mount Film Capacitors

Type FCA Acrylic Surface Mount Film Capacitors Type Acrylic Surface Mount Film Capacitors Acrylic Stacked Metallized Film Capacitors for Filtering and Noise Attenuation Type acrylic film chips are non-inductive stacked metallized film capacitors which

More information

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in

More information

Analog Watchdog Resistor, Capacitor and Discharge Interval Selection Constraints

Analog Watchdog Resistor, Capacitor and Discharge Interval Selection Constraints Application Report SPNA005A - February2003 Analog Watchdog Resistor, Capacitor and Discharge Interval Selection Constraints Kevin Lavery TMS470 Microcontroller ABSTRACT Tolerances on V CCIO, resistor and

More information

Case Study: Parallel Coupled- Line Combline Filter

Case Study: Parallel Coupled- Line Combline Filter MICROWAVE AND RF DESIGN MICROWAVE AND RF DESIGN Case Study: Parallel Coupled- Line Combline Filter Presented by Michael Steer Reading: 6. 6.4 Index: CS_PCL_Filter Based on material in Microwave and RF

More information

Automatic Control (MSc in Mechanical Engineering) Lecturer: Andrea Zanchettin Date: Student ID number... Signature...

Automatic Control (MSc in Mechanical Engineering) Lecturer: Andrea Zanchettin Date: Student ID number... Signature... Automatic Control (MSc in Mechanical Engineering) Lecturer: Andrea Zanchettin Date: 29..23 Given and family names......................solutions...................... Student ID number..........................

More information

Switched Capacitor: Sampled Data Systems

Switched Capacitor: Sampled Data Systems Switched Capacitor: Sampled Data Systems Basic switched capacitor theory How has Anadigm utilised this. Theory-Basic SC and Anadigm-1 Resistor & Charge Relationship I + V - I Resistance is defined in terms

More information

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1. Rev. 1 17 November 25 Product data sheet 1. Product profile 1.1 General description N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2 Features

More information

Electronic Circuits EE359A

Electronic Circuits EE359A Electronic Circuits EE359A Bruce McNair B26 bmcnair@stevens.edu 21-216-5549 Lecture 22 578 Second order LCR resonator-poles V o I 1 1 = = Y 1 1 + sc + sl R s = C 2 s 1 s + + CR LC s = C 2 sω 2 s + + ω

More information

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1. Rev. 1 28 September 24 Product data sheet 1. Product profile 1.1 General description P-channel enhancement mode field effect transistor in a plastic package using TrenchMOS technology. 1.2 Features Low

More information

Frequency Detection of CDRs (1)

Frequency Detection of CDRs (1) Frequency Detection of CDs (1) ecall that faster PLL locking can be accomplished by use of a phase-frequency detector (PFD): V in V up V up V dn -4 π -2 π +2 π +4 π φ in φ out 2V swing V f V dn K pd =

More information

Multilayer ceramic capacitors

Multilayer ceramic capacitors hip capacitors, Date: October 2006 Data Sheet EPOS AG 2006. Reproduction, publication and dissemination of this data sheet and the information contained therein without EPOS prior express consent is prohibited.

More information

Chapter 10 Feedback. PART C: Stability and Compensation

Chapter 10 Feedback. PART C: Stability and Compensation 1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits

More information

ANALYSIS AND DESIGN OF HIGH ORDER DIGITAL PHASE LOCKED LOOPS

ANALYSIS AND DESIGN OF HIGH ORDER DIGITAL PHASE LOCKED LOOPS ANALYSIS AND DESIGN OF HIGH ORDER DIGITAL PHASE LOCKED LOOPS by Brian Daniels, B. Eng., M. Eng. A thesis presented to THE NATIONAL UNIVERSITY OF IRELAND in partial fulfilment of the requirements for the

More information

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process EECS240 Spring 202 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS Technology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 Today s Lecture

More information

AN6783S. IC for long interval timer. ICs for Timer. Overview. Features. Applications. Block Diagram

AN6783S. IC for long interval timer. ICs for Timer. Overview. Features. Applications. Block Diagram IC for long interval timer Overview The is an IC designed for a long interval timer. It is oscillated by using the external resistor and capacitor, and the oscillation frequency divided by a - stage F.F.

More information

CMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices

CMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices EECS240 Spring 2008 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS echnology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 oday s Lecture

More information

Bipolar Emitter-Follower: Riso w/dual Feedback

Bipolar Emitter-Follower: Riso w/dual Feedback Operational Amplifier Stability Part 10 of 15: Capacitor Loop Stability: Riso with Dual Feedback by Tim Green Linear Applications Engineering Manager, Burr-Brown Products from Texas Instruments Part 10

More information

Multilayer Ceramic Capacitors Leaded Capacitors. Packaging. Internal coding. Capacitance tolerance

Multilayer Ceramic Capacitors Leaded Capacitors. Packaging. Internal coding. Capacitance tolerance Leaded Capacitors Leaded Ordering code system B37979N 1 100 K 0 54 Packaging 51 ^ cardboard tape, reel packing (360-mm reel) 54 ^ Ammo packing (standard) 00 ^ bulk Internal coding Capacitance tolerance

More information

Expressions for f r (T ) and Q i (T ) from Mattis-Bardeen theory

Expressions for f r (T ) and Q i (T ) from Mattis-Bardeen theory 8 Appendix A Expressions for f r (T ) and Q i (T ) from Mattis-Bardeen theory The Mattis-Bardeen theory of the anomalous skin effect in superconductors [0] may be used to derive the behavior of the resonance

More information

Clock Strategy. VLSI System Design NCKUEE-KJLEE

Clock Strategy. VLSI System Design NCKUEE-KJLEE Clock Strategy Clocked Systems Latch and Flip-flops System timing Clock skew High speed latch design Phase locked loop ynamic logic Multiple phase Clock distribution Clocked Systems Most VLSI systems are

More information

The current source. The Active Current Source

The current source. The Active Current Source V ref + - The current source Minimum noise euals: Thevenin Norton = V ref DC current through resistor gives an increase of /f noise (granular structure) Accuracy of source also determined by the accuracy

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2018

ECEN620: Network Theory Broadband Circuit Design Fall 2018 ECEN60: Network Theory Broadband Circuit Deign Fall 08 Lecture 6: Loop Filter Circuit Sam Palermo Analog & Mixed-Signal Center Texa A&M Univerity Announcement HW i due Oct Require tranitor-level deign

More information

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2) Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 0., 0.2) Tuesday 6th of February, 200, 9:5 :45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics Office

More information

Parameter Derivation of Type-2 Discrete-Time Phase-Locked Loops Containing Feedback Delays

Parameter Derivation of Type-2 Discrete-Time Phase-Locked Loops Containing Feedback Delays Parameter Derivation of Type- Discrete-Time Phase-Locked Loops Containing Feedback Delays Joey Wilson, Andrew Nelson, and Behrouz Farhang-Boroujeny joey.wilson@utah.edu, nelson@math.utah.edu, farhang@ece.utah.edu

More information

Miller Pole Splitting and Zero

Miller Pole Splitting and Zero Miller Pole Splitting and Zero Objective The step response of a twopole amplifier depends on the ratio of the pole frequencies, with less ringing of the output when the poles are widely separated. However,

More information

Active Control? Contact : Website : Teaching

Active Control? Contact : Website :   Teaching Active Control? Contact : bmokrani@ulb.ac.be Website : http://scmero.ulb.ac.be Teaching Active Control? Disturbances System Measurement Control Controler. Regulator.,,, Aims of an Active Control Disturbances

More information

A NEW FRACTIONAL FREQUENCY SYNTHESIZER ARCHITECTURE WITH STABILITY AND ROBUSTNESS ANALYSIS

A NEW FRACTIONAL FREQUENCY SYNTHESIZER ARCHITECTURE WITH STABILITY AND ROBUSTNESS ANALYSIS A NEW FRACTIONAL FREQUENCY SYNTHESIZER ARCHITECTURE WITH STABILITY AND ROBUSTNESS ANALYSIS M. Houdebine, S. Dedieu M. Alamir O. Sename ST Microelectronics Crolles central R&D, 850 rue Jean Monnet, 38926

More information

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1. M3D88 Rev. 1 5 August 23 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in SOT23.

More information

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1. Rev. 3 28 April 26 Product data sheet. Product profile. General description N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology..2 Features Logic level

More information

Conventional Paper-I-2011 PART-A

Conventional Paper-I-2011 PART-A Conventional Paper-I-0 PART-A.a Give five properties of static magnetic field intensity. What are the different methods by which it can be calculated? Write a Maxwell s equation relating this in integral

More information

A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC

A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC Anugerah Firdauzi, Zule Xu, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology,

More information

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there. ECE37B Final Exam There are 5 problems on this exam and you have 3 hours There are pages -9 in the exam: please make sure all are there. Do not open this exam until told to do so Show all work: Credit

More information

Power Management Circuits and Systems. Basic Concepts: Amplifiers and Feedback. Jose Silva-Martinez

Power Management Circuits and Systems. Basic Concepts: Amplifiers and Feedback. Jose Silva-Martinez Power Management Circuits and Systems Basic Concepts: Amplifiers and Feedback Jose Silva-Martinez Department of Electrical & Computer Engineering Texas A&M University January 2, 209 Non-Inverting Amplifier

More information

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2) Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 10.1, 10.2) Tuesday 16th of February, 2010, 0, 9:15 11:45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics

More information

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching. M3D88 Rev. 2 19 February 23 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in

More information

ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques

ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques CAIRO UNIVERSITY FACULTY OF ENGINEERING ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 00/0 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques [] For the following system, Design a compensator such

More information

HAL501...HAL506, HAL508 Hall Effect Sensor ICs MICRONAS INTERMETALL MICRONAS. Edition May 5, DS

HAL501...HAL506, HAL508 Hall Effect Sensor ICs MICRONAS INTERMETALL MICRONAS. Edition May 5, DS MICRONAS INTERMETALL HAL1...HAL, HAL Hall Effect Sensor ICs Edition May, 1997 1--1DS MICRONAS HAL1...HAL HAL Hall Effect Sensor IC in CMOS technology Common Features: switching offset compensation at khz

More information

Electronic Circuits EE359A

Electronic Circuits EE359A Electronic Circuits EE359A Bruce McNair B26 bmcnair@stevens.edu 21-216-5549 Lecture 22 569 Second order section Ts () = s as + as+ a 2 2 1 ω + s+ ω Q 2 2 ω 1 p, p = ± 1 Q 4 Q 1 2 2 57 Second order section

More information

Butterworth LC Filter Designer

Butterworth LC Filter Designer Butterworth LC Filter Desiger R S = g g 4 g - V S g g 3 g R L = Fig. : LC filter used for odd-order aalysis g R S = g 4 g V S g g 3 g - R L = useful fuctios ad idetities Uits Costats Table of Cotets I.

More information