Power Management Circuits and Systems. Basic Concepts: Amplifiers and Feedback. Jose Silva-Martinez

Size: px
Start display at page:

Download "Power Management Circuits and Systems. Basic Concepts: Amplifiers and Feedback. Jose Silva-Martinez"

Transcription

1 Power Management Circuits and Systems Basic Concepts: Amplifiers and Feedback Jose Silva-Martinez Department of Electrical & Computer Engineering Texas A&M University January 2, 209

2 Non-Inverting Amplifier Feedback Properties: Transfer function and sensitivity function The following non-inverted amplifier will be used as a testbed to verify the properties of passive feedback systems. R F H(s) = +A V ( A V ) +R F Where A V = V 0 V + V is the v i - + v o amplifier s gain. The term A V ( ) corresponds to the system s loop transfer function. +R F Factor +R F represents the feedback factor. 2

3 Feedback Properties H(s) = ( +R F ) ( + R A V ( in ) +R F ) ( +R F ) ( A V ( ) +R F ) In case the loop gain A V ( ), the system can safely approximated by the first +R F factor, then we called this term as the ideal system transfer function H ideal (s) = ( +R F ) = + R F This is a very desirable result since the transfer function is a ratio of passive elements connected through the feedback systems; in fact the gain becomes equal to /. The overall (closed loop) transfer function is then insensitive to amplifier s gain (AV) variations. 3

4 Practical amplifier gain is usually modeled as Feedback Properties A V = ( A V0 + s ω P ); A V0 is amplifier DC gain and ω P is Magnitude LG H(s) the amplifier s dominant pole. The gain error is determined by H signal =H(s)/(+LG) Frequency ( s ) Loop Gain s P AV 0 R in R in R F. It is important to recognize that the error function is equal to /(loop gain). Error function monotonically increases after the first pole of loop gain. 4

5 Error Function High frequency signals do not benefit as much as in-band (low frequency) signals s P ( s ) AV 0 R in R in R F 20 log 0 ( A V (s) ) 06 db -20 db/decade Error (db). The error function is inversely proportional to amplifier s frequency response. 0 db 20 db/decade unity-gain frequency f (Hz) 5

6 To maintain good accuracy, loop gain must be high enough until the maximum frequency of interest. For a closed loop system with a Error Function targeted error 0, we must satisfy the 0 db Error (db) following condition: f f max P in F ( s ) 0 AV 0 R in 2 R R -00 db 20 db/decade unity-gain f max frequency f P f (Hz) max is the maximum frequency of interest, often defined as system bandwidth. 6

7 Error Function For the case max /P >0, the condition for limited overall gain error can be simplified to +RF/Rin ωmax/ ωp Error magnitude ~ 0-4 f f max R R P in F ( s ) 0 A V 0 R in If AV0 = 0 5 V/V (considered very large for CMOS solutions), the error measured at different frequencies is listed in this Table.. 0 ~ ~ ~ ~ ~ ~ ~0 0 7

8 Inverting Amplifiers Inverting Amplifier. The case of the inverting amplifier is a bit more complex than the case of the non-inverting amplifier. Assume that the amplifier s gain includes the effect of the feedback network. R F The voltage at the amplifier s inverting terminal (ERROR VOLTAGE) is: v i - v o R F V = ( ) V +R i + ( ) V F +R 0 F + Output voltage R F V 0 = A V V = A V ( ) V +R i A V ( ) V F +R 0 F The first term of the right most term is the so-called direct path gain The second right hand most term is obtained in this case by breaking the loop and grounding Vi terminal. 8

9 Inverting Amplifiers It can be found that signal transfer function R F is determined as v i - v o V 0 = ( R F ) ( V i + R A V ( in ) +R F ) 20 log 0 ( A V (s) ) + Error (db) 06 db -20 db/decade Error factor is the same for both inverting and non-inverting configurations 20 db/decade 0 db unity-gain frequency f (Hz) 9

10 Inverting Amplifier The ERROR VOLTAGE (inverting R F terminal of the amplifier) is determined by R F V = ( ) V +R i + ( ) V F +R 0 F v i - + v o If the amplifier gain is given by AV and it is not affected by RF, then the error voltage is computed as Magnitude LG Frequency V = ( +(A V )( R F ) +R F ) +R F V i ( R F A V ) V i H error =/(+LG) The larger the loop gain, the smaller the value of the error voltage is. 0

11 Transconductance Amplifiers Let us go a bit deeper: Systematic and Intuitive Analysis Transconductance amplifiers with floating elements in feedback Network Typically the CMOS amplifier does not have a low-impedance output stage: these are the most practical cases since buffers present voltage headroom issues. The analysis of this type of amplifiers is cumbersome, and often we get lost on the algebra. The results of typical analysis are not Z in v i Z i Z F v o Z L evident and hard to be properly interpreted; results are not intuitive! We would like to get insights and so guidelines to optimize our architecture and design procedures. + -

12 Transconductance Amplifiers Let us first consider the case of the inverting amplifier including amplifier s input and output impedance. The transimpedance amplifier s small signal model employing a voltage controlled current source is used here. i o Z F Using KCL at both nodes v x and v o we find v i Z in v x V X ( Z in + Z + Z F ) V 0 Z F = V i Z in i i i Z v + g m v x Z L v o V X (g m Z F ) + V 0 ( Z L + Z F ) = 0 Solving these equations result in V 0 V i = Y in Y F (+( Y in +Y +Y F )( Y L +Y F )) Y F gm Y F Notice that loop gain is then given by LG = ( ) ( g m Y F Y in +Y +Y F Y F Y L +Y F ) 2

13 Transconductance Amplifiers LG = ( Z in Z ) [(g Z in Z + Z m ) (Z F Z L Z F )] F The first term is the feedback factor, The 2 nd factor is the amplifier s gain. Notice that amplifier s transconductance gain is affected by the feedback element! A right hand plane zero arises when Z F is capacitive; that may hurt your phase margin. When considering capacitors or more complex networks it Z F is not evident where the poles and zeros are located. The culprit for these v i Z in v x Z v + g m v x Z L v o complications is the floating element Z F. 3

14 Floating Passives Modeling Bi-Directional Floating Impedances A major issue is the mapping of circuits that have bi-directional elements connecting different nodes. i ab i ab v a v b i ab v a v b Z ab v b Z ab v a Z ab Z ab Z ab The representation of the floating element ZF through the four components depicted above is consistent and accurate. The 4-element representation uses unidirectional (without floating passives) Resulting passive components are grounded (unidirectional) This model can be easily incorporated into the block diagram s representation and then solved by using Mason s rule. 4

15 Floating Passives Design Example: Inverting Transconductance Amplifier Converting the floating element into grounded (unidirectional) passive elements and unidirectional voltage controlled current sources Using the 4-element equivalent, and combining elements, the amplifier s circuit using unidirectional elements results in Z in v v x i Z v + Z F v o g m v x Z L vin Z in Z Z F Z F v 0 v X g m Z F v X Z Z L F vo 5

16 Floating Passives Feedforward gain and loop Gain can be easily found as vin Z in Z Z F Z F v 0 v X g m Z F v X Z Z L F vo FF = ( Z Z F ) ((g Z in +Z Z m ) Z F Z L Z F ) ; F LG = ( Z in Z Z F Z F ) ((g m Z F ) Z L Z F ) The effect of the feedback impedance on the amplifier s transconductance is evident in this model. Exact location of poles and zeros are now captured, and exact computation of both loop gain and closed loop transfer function is straightforward. 6

17 Mason s Rule Unidirectional Block Diagrams and Mason Rule An elegant yet more insightful solution for unidirectional networks employs the Mason rule. Unidirectional building blocks means that the output is driven by the input, but variations at the output does not affect at all the block s input. Examples of these blocks are a) Voltage controlled voltage sources, voltage controlled current sources, current controlled voltage sources and current controlled current sources. b) Grounded passives (resistors, capacitors and inductors) c) Examples of non-directional elements are the transformers, and floating impedances The transfer function of a given linear system represented by unidirectional building blocks can always be obtained by identifying loops and direct trajectories. 7

18 Feedback Properties Once the system is represented by unidirectional elements, we must: Identify the direct trajectories(paths) from the input(s) to output KyAn(s) from Vy to output Vy AmAn from Vx to output Ky The loops must also be identified Am(s) Vx S Am(s) S An(s) Vo Loops that are not touched by certain direct paths; e.g. The loop is not touched by the direct path KyAn The loops that are not sharing elements or nodes (un-touched loops) have to be identified. In this case we do not find any of these loops. 8

19 Mason s Rule For the schematic, the following paths and loop can be identified: i) Direct path from Vy: KyAnVy ii) Direct path 2 from Vx: Am(s) An(s)Vx iii) Loop: Am(s) iv) Loop2: An(s) v) Loop3: Am(s)An(s) vi) Notice that Am(s) and An(s) do not have any element in common. This is an example of un-touched loops MASON Rule: If the system is linear, then every single input generates an output component that can be computed according to the following rule: Vy Vx S Ky Am(s) S An(s) Vo vo vi direct paths loops product of direct paths and untouched loops product of untouched loops

20 In the case of the following block diagram composed by unidirectional blocks we can obtain the following transfer functions: H ox = V 0 = A m(s)a n (s) V x A m (s) H oy = V 0 V y = K ya n (s) A m (s) Once all transfer functions are identified, the overall output voltage is computed as follows: V 0 = H oy V y + H ox V x For the case of the second schematic, the transfer functions can be computed as H ox = A m (s)a n (s) A m (s) A n (s) A n (s)a m (s) A n (s)a m (s) The denominator is the result of the single loop Am(s), the single loop An(s), the loop involving Am(s)An(s) and last term is due to the product of the two non-touching loops An(s)Am(s). Mason s Rule Vy Vx Vy Vy Vx Vx Ky + Am(s) + loop is not touched by Vy path Ky Ky + Am(s) + S Am(s) S Untouched loops An(s) An(s) An(s) Vo 20

21 Mason s Rule The transfer function for the second input Vy can be computed as follows: H oy = V 0 V y = K y A n (s) {K y A n (s)}{a m (s)} A m (s) A n (s) A n (s)a m (s)+ A n (s)a m (s) Vy Ky Vx S Am(s) S An(s) Vo The direct path does not touch the loop determined by Am(s), then the term {K y A n (s)}{a m (s)} arises in the numerator. 2

22 Properties of Sensitivity Function Sensitivity Function When dealing with multivariable functions and some of the parameters may have significant variations then it is useful to compute the sensitivity functions to quantify the individual effects on system performance. The sensitivity of a multivariable function H(x, y, z, ) as function of the parameter x is defined as H x = ( x ) H (dh) = ( dx or dh = H ( dx ) H x X dh dx ) H x The sensitivity function represents the first order variation of H as function of the parameter x, normalized by the factor H/x. 22

23 Properties of Sensitivity Function To get more insight, let us consider the following approximation: H x = dh H dx x H H x x The sensitivity function then measures the variation of the normalized transfer function H H (percentage). x (percentage) as function of the variation of normalized parameter If the sensitivity function is computed as 0, then % variation in parameter x will produce a variation of 0% in the overall transfer function H. Then, it is highly desirable to maintaining the sensitivity function of H with respect to critical parameters lesser than. For the case of large parameter variations such as gain and bandwidth of the operational amplifier, it is highly desirable to keep the sensitivity functions well below unity. x 23

24 Be careful with circuit enhancing devices such as the ones that make use of negative resistors to boost amplifier s gain! Example: Typical Amplifier s gain: A VT = g m G L Enhanced voltage gain: A VE = Enhancing gain factor = Properties of Sensitivity Function g m G L G C = A VT ( G C G L ) = A VT ( G C G L ; for more gain boosting, GC GL X ) Sensitivity function: A VE X = X X = GC G L G C G L = G L G C The design trade-off is evident! The larger the gain boosting is, the larger the amplifier sensitivity to GC, GL tolerances is. Sweet Spots result in most of the cases in very sensitive systems! Corner and Montecarlo simulations are mandatory in these cases. 24

25 Main Concepts behind Feedback Non-Inverting Amplifier. Let us consider the case of the non-inverting amplifier: H(s) = ( +R F ) ( + R A V ( in +R ) F ) = ( +R F ) ( +ξ ) The computation of the sensitivity of H with respect to the error function ξyields, H ξ = ( ξ ) ( d ( +R F )( +ξ ) dξ (Rin+RF ) ( +ξ )) = ξ +ξ In case ξ, the sensitivity function can be approximated as H ξ ξ The error function is computed as ξ = = Loop Gain A V ( ) +R F If, we expect variations of ξ in the range of 00% but we do want the effects on H(s) to be no more than %, then ξ must be maintained under 0.0; e.g. loop gain > 40dB. 25

26 Better Linearity: Intuitively, when loop gain is large the error function decreases, thus The ERROR VOLTAGE is determined by Properties of Feedback: Linearity R F V = R F ( ) + R F + (A V ) ( ) + R F V i v i - + v o ( R F A V ) V i If loop gain is large, then amplifier s (true) input signal swing reduces at the same time! Non-linearities due to amplifier s gain A V are drastically attenuated! 26

27 General Remarks: Properties of Feedback: Linearity Entire loop transfer function is important. Be careful when breaking the loop; be sure the loading effects are included in your model. Pay special attention to the error voltage Verror V error = ( ) V +β H(s) in = ( ) V +LG in; Large loop gain reduces the error voltage If V error 0; then V in β V out ; then β becomes the most sensitive block of the closed loop system. Accuracy on the absolute value of β is critical. Noise and non-linearities in the feedback network have direct impact on closed loop system performance. Since V error is very small in the range where the gain of the high-gain network is high, then its linearity is quite good. V in S V error + - V out High Gain Network Feedback Network V out 27

28 Properties of Feedback: Linearity Linearity improves if and only if LG is large. If LG is small, then V error = V in then the high-gain network has to manage the entire input signal. H(s) V out = ( ) V +β H(s) in Since this is a closed loop system LG = β H(s) is critical for loop stability. Phase margin is relevant to avoid excessive closed loop peaking. Root Locus provides more information on system stability. Root locus show how openloop poles move when the loop is closed and β changes How the poles move when feedback factor changes? How stability is affected if poles and zeros move with process variations? 28

29 Properties of Feedback: Linearity Intuitive explanation on the linearity issue: Let us consider 3 cases for different frequencies V in S V error + - High Gain Network V out Magnitude V out Feedback Network H signal =H(s)/(+LG) Frequency V error = ( +LG ) V in = (H error (s))v in H(s) V out = ( ) V +β H(s) in = (H signal (s)) V in f f 2 H error =/(+LG) f 3 Case : f=f in the graph LG is large then error transfer function is quite small Closed loop system linearity is superior! V error V in - 29

30 Case 2: f=f2 in the graph is such that loop gain is 0 (20dB) LG is not quite large then error transfer function is small and error voltage increases Properties of Feedback: Linearity V in V error -0.5 Case 3: f=f3 in the graph is such that loop gain is close to unity (0dB) LG gain is modest, then error voltage is comparable to Vin. Remark: error voltage is the input of the non-linear amplifier! HD3 is proportional to Verror 2 - V in V error

31 Properties of Feedback: Linearity Unfortunately, Root locus is not covered in this course due to lack of time, but it is highly recommended to be knowledgeable on this topic. Recommended book by Melsa and Schultz: Very enjoyable chapters on Stability Analysis and also on Root Locus Methodologies. 3

Lecture notes 1: ECEN 489

Lecture notes 1: ECEN 489 Lecture notes : ECEN 489 Power Management Circuits and Systems Department of Electrical & Computer Engeerg Texas A&M University Jose Silva-Martez January 207 Copyright Texas A&M University. All rights

More information

Lecture 17 Date:

Lecture 17 Date: Lecture 17 Date: 27.10.2016 Feedback and Properties, Types of Feedback Amplifier Stability Gain and Phase Margin Modification Elements of Feedback System: (a) The feed forward amplifier [H(s)] ; (b) A

More information

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012 /3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F

More information

OPERATIONAL AMPLIFIER APPLICATIONS

OPERATIONAL AMPLIFIER APPLICATIONS OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference

More information

D is the voltage difference = (V + - V - ).

D is the voltage difference = (V + - V - ). 1 Operational amplifier is one of the most common electronic building blocks used by engineers. It has two input terminals: V + and V -, and one output terminal Y. It provides a gain A, which is usually

More information

Homework 6 Solutions and Rubric

Homework 6 Solutions and Rubric Homework 6 Solutions and Rubric EE 140/40A 1. K-W Tube Amplifier b) Load Resistor e) Common-cathode a) Input Diff Pair f) Cathode-Follower h) Positive Feedback c) Tail Resistor g) Cc d) Av,cm = 1/ Figure

More information

Lecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o

Lecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o Lecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o ----------- ----------- w L =Q - w o πf o w h =Qw o w L ~ RC w h w L f(l) w h f(c) B. Construction from T(s) Asymptotes

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

Exact Analysis of a Common-Source MOSFET Amplifier

Exact Analysis of a Common-Source MOSFET Amplifier Exact Analysis of a Common-Source MOSFET Amplifier Consider the common-source MOSFET amplifier driven from signal source v s with Thévenin equivalent resistance R S and a load consisting of a parallel

More information

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1 E40M Op Amps M. Horowitz, J. Plummer, R. Howe 1 Reading A&L: Chapter 15, pp. 863-866. Reader, Chapter 8 Noninverting Amp http://www.electronics-tutorials.ws/opamp/opamp_3.html Inverting Amp http://www.electronics-tutorials.ws/opamp/opamp_2.html

More information

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

More information

Systematic methods for labeling circuits and finding a solvable set of equations, Operational Amplifiers. Kevin D. Donohue, University of Kentucky 1

Systematic methods for labeling circuits and finding a solvable set of equations, Operational Amplifiers. Kevin D. Donohue, University of Kentucky 1 Systematic methods for labeling circuits and finding a solvable set of equations, Operational Amplifiers Kevin D. Donohue, University of Kentucky Simple circuits with single loops or node-pairs can result

More information

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +

More information

1(b) Compensation Example S 0 L U T I 0 N S

1(b) Compensation Example S 0 L U T I 0 N S S 0 L U T I 0 N S Compensation Example I 1U Note: All references to Figures and Equations whose numbers are not preceded by an "S"refer to the textbook. (a) The solution of this problem is outlined in

More information

EE348L Lecture 1. EE348L Lecture 1. Complex Numbers, KCL, KVL, Impedance,Steady State Sinusoidal Analysis. Motivation

EE348L Lecture 1. EE348L Lecture 1. Complex Numbers, KCL, KVL, Impedance,Steady State Sinusoidal Analysis. Motivation EE348L Lecture 1 Complex Numbers, KCL, KVL, Impedance,Steady State Sinusoidal Analysis 1 EE348L Lecture 1 Motivation Example CMOS 10Gb/s amplifier Differential in,differential out, 5 stage dccoupled,broadband

More information

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown

More information

Lecture 4: Feedback and Op-Amps

Lecture 4: Feedback and Op-Amps Lecture 4: Feedback and Op-Amps Last time, we discussed using transistors in small-signal amplifiers If we want a large signal, we d need to chain several of these small amplifiers together There s a problem,

More information

Laplace Transform Analysis of Signals and Systems

Laplace Transform Analysis of Signals and Systems Laplace Transform Analysis of Signals and Systems Transfer Functions Transfer functions of CT systems can be found from analysis of Differential Equations Block Diagrams Circuit Diagrams 5/10/04 M. J.

More information

EE100Su08 Lecture #9 (July 16 th 2008)

EE100Su08 Lecture #9 (July 16 th 2008) EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart

More information

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties

More information

Operational amplifiers (Op amps)

Operational amplifiers (Op amps) Operational amplifiers (Op amps) v R o R i v i Av i v View it as an ideal amp. Take the properties to the extreme: R i, R o 0, A.?!?!?!?! v v i Av i v A Consequences: No voltage dividers at input or output.

More information

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1 Electronic Systems C3 3/05/2009 Politecnico di Torino ICT school Lesson C3 ELECTONIC SYSTEMS C OPEATIONAL AMPLIFIES C.3 Op Amp circuits» Application examples» Analysis of amplifier circuits» Single and

More information

Homework Assignment 11

Homework Assignment 11 Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors

More information

KH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application

KH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application KH 1GHz, Differential Input/Output Amplifier www.cadeka.com Features DC - 1GHz bandwidth Fixed 1dB (V/V) gain 1Ω (differential) inputs and outputs -7/-dBc nd/3rd HD at MHz ma output current 9V pp into

More information

Chapter 9: Controller design

Chapter 9: Controller design Chapter 9. Controller Design 9.1. Introduction 9.2. Effect of negative feedback on the network transfer functions 9.2.1. Feedback reduces the transfer function from disturbances to the output 9.2.2. Feedback

More information

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps EE 435 ecture 2: Basic Op mp Design - Single Stage ow Gain Op mps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op mp mplifier mplifier used in open-loop applications

More information

Application Report. Mixed Signal Products SLOA021

Application Report. Mixed Signal Products SLOA021 Application Report May 1999 Mixed Signal Products SLOA021 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product

More information

Berkeley. Matching Networks. Prof. Ali M. Niknejad. U.C. Berkeley Copyright c 2016 by Ali M. Niknejad

Berkeley. Matching Networks. Prof. Ali M. Niknejad. U.C. Berkeley Copyright c 2016 by Ali M. Niknejad Berkeley Matching Networks Prof. Ali M. Niknejad U.C. Berkeley Copyright c 2016 by Ali M. Niknejad February 9, 2016 1 / 33 Impedance Matching R S i i i o Z in + v i Matching Network + v o Z out RF design

More information

ECEN 607 (ESS) Op-Amps Stability and Frequency Compensation Techniques. Analog & Mixed-Signal Center Texas A&M University

ECEN 607 (ESS) Op-Amps Stability and Frequency Compensation Techniques. Analog & Mixed-Signal Center Texas A&M University ECEN 67 (ESS) Op-Amps Stability and Frequency Compensation Techniques Analog & Mixed-Signal Center Texas A&M University Stability of Linear Systems Harold S. Black, 97 Negative feedback concept Negative

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam

More information

FEEDBACK AND STABILITY

FEEDBACK AND STABILITY FEEDBCK ND STBILITY THE NEGTIVE-FEEDBCK LOOP x IN X OUT x S + x IN x OUT Σ Signal source _ β Open loop Closed loop x F Feedback network Output x S input signal x OUT x IN x F feedback signal x IN x S x

More information

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs Advanced Analog Integrated Circuits Operational Transconductance Amplifier II Multi-Stage Designs Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard

More information

Lecture 7, ATIK. Continuous-time filters 2 Discrete-time filters

Lecture 7, ATIK. Continuous-time filters 2 Discrete-time filters Lecture 7, ATIK Continuous-time filters 2 Discrete-time filters What did we do last time? Switched capacitor circuits with nonideal effects in mind What should we look out for? What is the impact on system

More information

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits ECE2262 Electric Circuits Chapter 4: Operational Amplifier (OP-AMP) Circuits 1 4.1 Operational Amplifiers 2 4. Voltages and currents in electrical circuits may represent signals and circuits can perform

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

Chapter 10 Feedback. PART C: Stability and Compensation

Chapter 10 Feedback. PART C: Stability and Compensation 1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits

More information

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

Lecture 37: Frequency response. Context

Lecture 37: Frequency response. Context EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

More information

EE214 Early Final Examination: Fall STANFORD UNIVERSITY Department of Electrical Engineering. SAMPLE FINAL EXAMINATION Fall Quarter, 2002

EE214 Early Final Examination: Fall STANFORD UNIVERSITY Department of Electrical Engineering. SAMPLE FINAL EXAMINATION Fall Quarter, 2002 STANFORD UNIVERSITY Department of Electrical Engineering SAMPLE FINAL EXAMINATION Fall Quarter, 2002 EE214 8 December 2002 CLOSED BOOK; Two std. 8.5 x 11 sheets of notes permitted CAUTION: Useful information

More information

Sophomore Physics Laboratory (PH005/105)

Sophomore Physics Laboratory (PH005/105) CALIFORNIA INSTITUTE OF TECHNOLOGY PHYSICS MATHEMATICS AND ASTRONOMY DIVISION Sophomore Physics Laboratory (PH5/15) Analog Electronics Active Filters Copyright c Virgínio de Oliveira Sannibale, 23 (Revision

More information

Electronics II. Final Examination

Electronics II. Final Examination The University of Toledo f17fs_elct27.fm 1 Electronics II Final Examination Problems Points 1. 11 2. 14 3. 15 Total 40 Was the exam fair? yes no The University of Toledo f17fs_elct27.fm 2 Problem 1 11

More information

Unit 2: Modeling in the Frequency Domain. Unit 2, Part 4: Modeling Electrical Systems. First Example: Via DE. Resistors, Inductors, and Capacitors

Unit 2: Modeling in the Frequency Domain. Unit 2, Part 4: Modeling Electrical Systems. First Example: Via DE. Resistors, Inductors, and Capacitors Unit 2: Modeling in the Frequency Domain Part 4: Modeling Electrical Systems Engineering 582: Control Systems I Faculty of Engineering & Applied Science Memorial University of Newfoundland January 20,

More information

Deliyannis, Theodore L. et al "Two Integrator Loop OTA-C Filters" Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999

Deliyannis, Theodore L. et al Two Integrator Loop OTA-C Filters Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999 Deliyannis, Theodore L. et al "Two Integrator Loop OTA-C Filters" Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999 Chapter 9 Two Integrator Loop OTA-C Filters 9.1 Introduction As discussed

More information

Frequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ

Frequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ 27 Frequency Response Before starting, review phasor analysis, Bode plots... Key concept: small-signal models for amplifiers are linear and therefore, cosines and sines are solutions of the linear differential

More information

Operational amplifiers (Op amps)

Operational amplifiers (Op amps) Operational amplifiers (Op amps) Recall the basic two-port model for an amplifier. It has three components: input resistance, Ri, output resistance, Ro, and the voltage gain, A. v R o R i v d Av d v Also

More information

Lecture 120 Compensation of Op Amps-I (1/30/02) Page ECE Analog Integrated Circuit Design - II P.E. Allen

Lecture 120 Compensation of Op Amps-I (1/30/02) Page ECE Analog Integrated Circuit Design - II P.E. Allen Lecture 20 Compensation of Op AmpsI (/30/02) Page 20 LECTURE 20 COMPENSATION OF OP AMPS I (READING: GHLM 425434 and 624638, AH 249260) INTRODUCTION The objective of this presentation is to present the

More information

6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers

6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers 6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers Michael Perrott Massachusetts Institute of Technology March 8, 2005 Copyright 2005 by Michael H. Perrott Notation for Mean,

More information

Integrated Circuit Operational Amplifiers

Integrated Circuit Operational Amplifiers Analog Integrated Circuit Design A video course under the NPTEL Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India National Programme on Technology Enhanced

More information

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5. Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize

More information

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C

More information

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps EE 435 ecture 2: Basic Op Amp Design - Single Stage ow Gain Op Amps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op Amp Amplifier Amplifier used in open-loop

More information

DEPARTMENT OF COMPUTER ENGINEERING UNIVERSITY OF LAHORE

DEPARTMENT OF COMPUTER ENGINEERING UNIVERSITY OF LAHORE DEPARTMENT OF COMPUTER ENGINEERING UNIVERSITY OF LAHORE NAME. Section 1 2 3 UNIVERSITY OF LAHORE Department of Computer engineering Linear Circuit Analysis Laboratory Manual 2 Compiled by Engr. Ahmad Bilal

More information

ECE 255, Frequency Response

ECE 255, Frequency Response ECE 255, Frequency Response 19 April 2018 1 Introduction In this lecture, we address the frequency response of amplifiers. This was touched upon briefly in our previous lecture in Section 7.5 of the textbook.

More information

ECE Networks & Systems

ECE Networks & Systems ECE 342 1. Networks & Systems Jose E. Schutt Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 What is Capacitance? 1 2 3 Voltage=0 No Charge No Current Voltage build

More information

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Radivoje Đurić, 2015, Analogna Integrisana Kola 1 OVA & OTA 1 OVA VA-Operational Voltage Amplifier Ideally a voltage-controlled voltage source Typically contains an output stage that can drive arbitrary loads, including small resistances Predominantly

More information

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN CMOS PROCESS CHARACTERIZATION VISHAL SAXENA VSAXENA@UIDAHO.EDU Vishal Saxena DESIGN PARAMETERS Analog circuit designers care about: Open-loop Gain: g m r o

More information

Advanced Current Mirrors and Opamps

Advanced Current Mirrors and Opamps Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------

More information

Low-Sensitivity, Highpass Filter Design with Parasitic Compensation

Low-Sensitivity, Highpass Filter Design with Parasitic Compensation Low-Sensitivity, Highpass Filter Design with Parasitic Compensation Introduction This Application Note covers the design of a Sallen-Key highpass biquad. This design gives low component and op amp sensitivities.

More information

I. Frequency Response of Voltage Amplifiers

I. Frequency Response of Voltage Amplifiers I. Frequency Response of Voltage Amplifiers A. Common-Emitter Amplifier: V i SUP i OUT R S V BIAS R L v OUT V Operating Point analysis: 0, R s 0, r o --->, r oc --->, R L ---> Find V BIAS such that I C

More information

Lecture 4, Noise. Noise and distortion

Lecture 4, Noise. Noise and distortion Lecture 4, Noise Noise and distortion What did we do last time? Operational amplifiers Circuit-level aspects Simulation aspects Some terminology Some practical concerns Limited current Limited bandwidth

More information

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH) EE05 Fall 205 Microelectronic Devices and Circuits Frequency Response Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Amplifier Frequency Response: Lower and Upper Cutoff Frequency Midband

More information

Lecture 7: Transistors and Amplifiers

Lecture 7: Transistors and Amplifiers Lecture 7: Transistors and Amplifiers Hybrid Transistor Model for small AC : The previous model for a transistor used one parameter (β, the current gain) to describe the transistor. doesn't explain many

More information

ECE137B Final Exam. Wednesday 6/8/2016, 7:30-10:30PM.

ECE137B Final Exam. Wednesday 6/8/2016, 7:30-10:30PM. ECE137B Final Exam Wednesday 6/8/2016, 7:30-10:30PM. There are7 problems on this exam and you have 3 hours There are pages 1-32 in the exam: please make sure all are there. Do not open this exam until

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design EE 435 ecture 3 Spring 2019 Design Space Exploration --with applications to single-stage amplifier design 1 Review from last lecture: Single-ended Op Amp Inverting Amplifier V IN R 1 V 1 R 2 A V V OUT

More information

EE 3120 Electric Energy Systems Study Guide for Prerequisite Test Wednesday, Jan 18, pm, Room TBA

EE 3120 Electric Energy Systems Study Guide for Prerequisite Test Wednesday, Jan 18, pm, Room TBA EE 3120 Electric Energy Systems Study Guide for Prerequisite Test Wednesday, Jan 18, 2006 6-7 pm, Room TBA First retrieve your EE2110 final and other course papers and notes! The test will be closed book

More information

Stability and Frequency Compensation

Stability and Frequency Compensation 類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,

More information

Conventional Paper-I Part A. 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy

Conventional Paper-I Part A. 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy EE-Conventional Paper-I IES-01 www.gateforum.com Conventional Paper-I-01 Part A 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy impedance for a lossy dielectric

More information

Sample-and-Holds David Johns and Ken Martin University of Toronto

Sample-and-Holds David Johns and Ken Martin University of Toronto Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters

More information

Chapter 10 AC Analysis Using Phasors

Chapter 10 AC Analysis Using Phasors Chapter 10 AC Analysis Using Phasors 10.1 Introduction We would like to use our linear circuit theorems (Nodal analysis, Mesh analysis, Thevenin and Norton equivalent circuits, Superposition, etc.) to

More information

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

Midterm Exam (closed book/notes) Tuesday, February 23, 2010 University of California, Berkeley Spring 2010 EE 42/100 Prof. A. Niknejad Midterm Exam (closed book/notes) Tuesday, February 23, 2010 Guidelines: Closed book. You may use a calculator. Do not unstaple

More information

ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques

ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques CAIRO UNIVERSITY FACULTY OF ENGINEERING ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 00/0 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques [] For the following system, Design a compensator such

More information

Chapter 2. Engr228 Circuit Analysis. Dr Curtis Nelson

Chapter 2. Engr228 Circuit Analysis. Dr Curtis Nelson Chapter 2 Engr228 Circuit Analysis Dr Curtis Nelson Chapter 2 Objectives Understand symbols and behavior of the following circuit elements: Independent voltage and current sources; Dependent voltage and

More information

Amplifiers, Source followers & Cascodes

Amplifiers, Source followers & Cascodes Amplifiers, Source followers & Cascodes Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 02 Operational amplifier Differential pair v- : B v + Current mirror

More information

ESE319 Introduction to Microelectronics. Feedback Basics

ESE319 Introduction to Microelectronics. Feedback Basics Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability

More information

Bandwidth of op amps. R 1 R 2 1 k! 250 k!

Bandwidth of op amps. R 1 R 2 1 k! 250 k! Bandwidth of op amps An experiment - connect a simple non-inverting op amp and measure the frequency response. From the ideal op amp model, we expect the amp to work at any frequency. Is that what happens?

More information

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller EECS 105 Spring 2017, Module 4 Frequency Response Prof. Ali M. Niknejad Department of EECS Announcements l HW9 due on Friday 2 Review: CD with Current Mirror 3 Review: CD with Current Mirror 4 Review:

More information

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design EE 435 Lecture 3 Spring 2016 Design Space Exploration --with applications to single-stage amplifier design 1 Review from last lecture: Single-ended Op Amp Inverting Amplifier V IN R 1 V 1 R 2 A V V OUT

More information

ESE319 Introduction to Microelectronics Bode Plot Review High Frequency BJT Model

ESE319 Introduction to Microelectronics Bode Plot Review High Frequency BJT Model Bode Plot Review High Frequency BJT Model 1 Logarithmic Frequency Response Plots (Bode Plots) Generic form of frequency response rational polynomial, where we substitute jω for s: H s=k sm a m 1 s m 1

More information

EE 40: Introduction to Microelectronic Circuits Spring 2008: Midterm 2

EE 40: Introduction to Microelectronic Circuits Spring 2008: Midterm 2 EE 4: Introduction to Microelectronic Circuits Spring 8: Midterm Venkat Anantharam 3/9/8 Total Time Allotted : min Total Points:. This is a closed book exam. However, you are allowed to bring two pages

More information

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may

More information

EE 330 Lecture 31. Basic Amplifier Analysis High-Gain Amplifiers Current Source Biasing (just introduction)

EE 330 Lecture 31. Basic Amplifier Analysis High-Gain Amplifiers Current Source Biasing (just introduction) 330 Lecture 31 asic Amplifier Analysis High-Gain Amplifiers urrent Source iasing (just introduction) eview from Last Time ommon mitter onfiguration ommon mitter onsider the following application (this

More information

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) IN BIOMEDICAL ENGINEERING SEMESTER 1 EXAMINATION 2017/2018 ADVANCED BIOMECHATRONIC SYSTEMS

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) IN BIOMEDICAL ENGINEERING SEMESTER 1 EXAMINATION 2017/2018 ADVANCED BIOMECHATRONIC SYSTEMS ENG0016 UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) IN BIOMEDICAL ENGINEERING SEMESTER 1 EXAMINATION 2017/2018 ADVANCED BIOMECHATRONIC SYSTEMS MODULE NO: BME6003 Date: Friday 19 January 2018

More information

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution) Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions

More information

55:041 Electronic Circuits The University of Iowa Fall Final Exam

55:041 Electronic Circuits The University of Iowa Fall Final Exam Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered

More information

Frequency Dependent Aspects of Op-amps

Frequency Dependent Aspects of Op-amps Frequency Dependent Aspects of Op-amps Frequency dependent feedback circuits The arguments that lead to expressions describing the circuit gain of inverting and non-inverting amplifier circuits with resistive

More information

E40M Review - Part 1

E40M Review - Part 1 E40M Review Part 1 Topics in Part 1 (Today): KCL, KVL, Power Devices: V and I sources, R Nodal Analysis. Superposition Devices: Diodes, C, L Time Domain Diode, C, L Circuits Topics in Part 2 (Wed): MOSFETs,

More information

Exercise s = 1. cos 60 ± j sin 60 = 0.5 ± j 3/2. = s 2 + s + 1. (s + 1)(s 2 + s + 1) T(jω) = (1 + ω2 )(1 ω 2 ) 2 + ω 2 (1 + ω 2 )

Exercise s = 1. cos 60 ± j sin 60 = 0.5 ± j 3/2. = s 2 + s + 1. (s + 1)(s 2 + s + 1) T(jω) = (1 + ω2 )(1 ω 2 ) 2 + ω 2 (1 + ω 2 ) Exercise 7 Ex: 7. A 0 log T [db] T 0.99 0.9 0.8 0.7 0.5 0. 0 A 0 0. 3 6 0 Ex: 7. A max 0 log.05 0 log 0.95 0.9 db [ ] A min 0 log 40 db 0.0 Ex: 7.3 s + js j Ts k s + 3 + j s + 3 j s + 4 k s + s + 4 + 3

More information

EE40 Lec 20. MOS Circuits

EE40 Lec 20. MOS Circuits EE40 Lec 20 MOS Circuits eading: Chap. 12 of Hambley Supplement reading on MOS Circuits http://www.inst.eecs.berkeley.edu/~ee40/fa09/handouts/ee40_mos_circuit.pdf Slide 1 Bias circuits OUTLINE Smallsignal

More information

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH ) Lecture 30 Compensation of Op AmpsII (/26/04) Page 30 LECTURE 30 COMPENSATION OF OP AMPSII (READING: GHLM 638652, AH 260269) INTRODUCTION The objective of this presentation is to continue the ideas of

More information

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in

More information

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response Advanced Analog Integrated Circuits Operational Transconductance Amplifier I & Step Response Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser

More information

THE INVERTER. Inverter

THE INVERTER. Inverter THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)

More information

Lecture #3. Review: Power

Lecture #3. Review: Power Lecture #3 OUTLINE Power calculations Circuit elements Voltage and current sources Electrical resistance (Ohm s law) Kirchhoff s laws Reading Chapter 2 Lecture 3, Slide 1 Review: Power If an element is

More information

Lecture 9 Time Domain vs. Frequency Domain

Lecture 9 Time Domain vs. Frequency Domain . Topics covered Lecture 9 Time Domain vs. Frequency Domain (a) AC power in the time domain (b) AC power in the frequency domain (c) Reactive power (d) Maximum power transfer in AC circuits (e) Frequency

More information

PARALLEL DIGITAL-ANALOG CONVERTERS

PARALLEL DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-1 10.2 - PARALLEL DIGITAL-ANALOG CONVERTERS CLASSIFICATION OF DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-2 CURRENT SCALING DIGITAL-ANALOG CONVERTERS GENERAL

More information

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic ENGG 1203 Tutorial_9 - Review Boolean Algebra 1. Combinational & Sequential Logic 2. Computer Systems 3. Electronic Circuits 4. Signals, Systems, and Control Remark : Multiple Choice Questions : ** Check

More information

Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation

Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation 1 A. Closed Loop Transient Response Waveforms 1. Standard Quadratic T(s) Step Response a. Q > 1/2 Oscillatory decay to a

More information

EE40 Midterm Review Prof. Nathan Cheung

EE40 Midterm Review Prof. Nathan Cheung EE40 Midterm Review Prof. Nathan Cheung 10/29/2009 Slide 1 I feel I know the topics but I cannot solve the problems Now what? Slide 2 R L C Properties Slide 3 Ideal Voltage Source *Current depends d on

More information

Design Engineering MEng EXAMINATIONS 2016

Design Engineering MEng EXAMINATIONS 2016 IMPERIAL COLLEGE LONDON Design Engineering MEng EXAMINATIONS 2016 For Internal Students of the Imperial College of Science, Technology and Medicine This paper is also taken for the relevant examination

More information