Chapter 6 Frequency response of circuits. Stability

Size: px
Start display at page:

Download "Chapter 6 Frequency response of circuits. Stability"

Transcription

1 Chapter 6 Frequency response of circuits. Stability

2 6.. The frequency response of elementary functions

3 6... The frequency bandwidth

4 6... The frequency bandwidth /A/(dB ) A 0 3dB min max

5 6... The frequency response of elementary functions

6 6... The frequency response of elementary functions A constant /A 0 / (db) 0 lg(a 0 ) lg A 0 ct. ϕ (A 0 ) lg

7 A simple zero /A / (db) 0dB/dec A j 0 0 ϕ (A ) 90 o 45 o 0 / o /dec lg lg A 0 lg 0 << 0 A 0 >> 0 A 0 lg 0 ϕ 0 ( A ) arctg

8 A simple pole -0 ϕ (A ) /A / (db) 0 / dB/dec lg lg A A 0 lg << j 0 A 0 0 >> 0 A 0 lg o -90 o -45 o /dec ϕ 0 ( A ) arctg

9 A simple zero in origin /A 3 / (db) 0 0dB/dec A 3 j 0 ϕ (A 3 ) 90 o 0 lg A 3 0 lg 0 45 o lg ϕ o ( A ) 3 90

10 A simple pole in origin /A 4 / (db) lg A 4 j 0-0 ϕ (A 4 ) 0-0dB/dec A 4 0 lg 0-45 o lg ϕ o ( A ) o

11 A multiple zero in origin /A 5 / (db) 0n 0n db/dec A 5 j 0 n ϕ (A 5 ) 90n o 45n o 0 lg lg A5 0 nlg 0 ϕ o ( A ) n 5 90

12 A multiple pole in origin /A 6 / (db) lg A 6 j 0 n -0n 0 ϕ (A 6 ) -0n db/dec A6 0 nlg 0-45n o lg ϕ o ( A ) n n o

13 A multiple zero /A 7 / (db) 0n db/dec A 7 j 0 n 0n ϕ (A 7 ) 90n o 45n o 0 / n o /dec lg lg A 0 nlg 7 >> << 0 A A7 n lg 0 ϕ 7 arctg 0 ( A ) n

14 A multiple pole 0n ϕ (A 8 ) -45n o -90n o /A 8 / (db) 0 / n o /dec lg -0n db/dec lg A A 8 0 nlg 8 << j 0 0 A 8 n 0 >> 0 A8 0 n ϕ 0 lg 0 0 ( A ) n 8 arctg

15 Example /A/ (db) A ( j) 0 4 j j 0 j ϕ (A) 80 o 35 o 90 o 45 o -45 o -90 o -35 o -80 o

16 Example /A/ (db) A ( j ) 0 3 j 4 0 j j ϕ (A) 80 o 35 o 90 o o -45 o -90 o -35 o -80 o

17 (a) (b) Z v a Z v v i Z v a Z v a v Z v v i v v v ) ( ) ( v Z v a Z v i Z v i Z Z Z -a v v i v v i -a v v i v v i Miller theorem Z a a Z Z Z a Z Z v v v << << << << ;

18 6..3. Miller theorem

19 6.. Amplifiers with reaction

20 6... The block diagram of the amplifier with reaction

21 6... The block diagram of the amplifier with reaction X - X F F Y Y F XF X Y X F X X X F XF X Y X, Y are currents/voltages The global gain: Y X F F

22 6... Types of reaction - Positive reaction: > F F < - Negative reaction: < F > F Particular case: strong negative reaction X Defining loop transmission: T F >> X F it results T >> F ( << ) F - independent on amplifier F Conclusion: for strong negative reaction, the gain with reaction is function only on reaction

23 6... Types of reaction

24 6.3. eaction effects

25 6.3.. Amplifier de-sensitivity

26 6.3.. Amplifier de-sensitivity F F F F F d d d d ) ( F F F F F d F d d T F F (reaction factor)

27 6.3.. Distortion reduction

28 6.3.. Distortion reduction The reaction reduces the effect of distortions.

29 The improving of frequency response

30 The improving of frequency response For min Supposing that the direct amplifier is characterized by a first-order function: ( j) F min and that we have a constant negative reaction 0, it results: ( ) ( ) F j j j F F 0 j F min j F ( ) 0 / F / F0 /(db) Fmin 0dB/dec -0dB/dec lg resulting: ( j) j F min F 0 j F min F 0 0 j F min

31 equivalent with: ( j) F 0 F 0 0 j F min j F min ( ) F 0 ( ) F It is possible to find the following form of (j): where: ( j) 0 j min j min 0 F 0 F 0 0 min F min F 0 0

32 Conclusion: The amplifier bandwidth is increased with the same factor of the gain decreasing. // 0 /(db) 0dB/dec min lg -0dB/dec

33 The improving of frequency response For max Supposing that the direct amplifier is characterized by a first-order function: F ( j ) F 0 j F max / F / F0 /(db) and that we have a constant negative reaction 0, it results: ( j ) F F ( j) ( j) 0 Fmax -0dB/dec lg resulting: ( j) F 0 F 0 0 j F max

34 equivalent with: ( j) F 0 F 0 0 F max F 0 j ( ) F 0 0 It is possible to find the following form of (j): where: 0 F 0 F 0 0 ( j ) 0 j max ( ) max F max F 0 0

35 Conclusion: The amplifier bandwidth is increased with the same factor of the gain decreasing. // 0 /(db) max lg -0dB/dec

36 The improving of frequency response / F (j)/ (db) /(j)/ (db) Conclusion: F0 / F (j)/ 0 lg ( F0 0 ) 0 /(j)/ min Fmin Fmax max lg

37 The impact on input/output resistances

38 The impact on input/output resistances The reaction changes input/output resistances in such a way that the amplifier with reaction simulates better an ideal amplifier. ( T ) i ' i for series reactions i ' i ( T ) for parallel reactions ( T ) o ' o for series reactions o ' o( T ) for parallel reactions

39 6.4. Circuits stability

40 6.4.. Algorithm for evaluating the stability of a circuit

41 6.4.. Algorithm for evaluating the stability of a circuit. Annulate the input voltage. Split the reaction loop in an arbitrary point 3. Apply a test voltage in this point, V test 4. Calculate the return voltage in the same point, V tr 5. Compute the eturn atio T V tr /V test 6. epresent the Bode diagrams for T 7. epresent an horizontal line at 80 o A. If the horizontal does not intersect the phase graphic, the circuit is stable B. If the horizontal intersects the phase graphic in a point A, from A represent a vertical axis which intersects the module diagram in point B a. if /T/ B > 0, the circuit is not stable b. if /T/ B 0 0, the circuit at the stability limit c. if /T/ B < 0, the circuit is stable. In this case it is possible to determine the phase margin: mark with C the point in which /T/ 0, represent a vertical axis from this point, which will intersect the phase diagram in point D. The phase margin is ϕ 80 o ϕ(d)

42 6.4.. Example

43 6.4.. Example Evaluate the stability of the following circuit v i C µf kω 0kΩ kΩ v O a ( j ) 5 0 j 0 v 3 90kΩ V t kω 0kΩ a v V tr C µf

44 ( ) ( ) ( ) ( ) ( ) ( ) ( ) [ ] C C t t tr 0 j 0 j 0 j 0 T // C j C j a C j C j C j C j a T X // X // a V v a V V T

45 /A/ (db) ϕ (A) 80 o 35 o 90 o 45 o -45 o -90 o -35 o -80 o The horizontal line does not intersect the phase diagram, so the circuit is stable.

46 Example

47 Example Evaluate the stability of the following circuit v i kω - 90kΩ C nf 3 9kΩ v O a ( j ) 5 0 j 0 v kω 90kΩ C nf 3 9kΩ V t a v V tr

48 ( ) [ ] C 3 t t tr 0 j 0 j 0 j 0 T // C j C j a C j a T X // a V v a V V T

49 /A/ (db) ϕ (A) 80 o 35 o 90 o 45 o -45 o -90 o -35 o -80 o The horizontal line does not intersect the phase diagram, so the circuit is stable.

50 Exemple 3

51 Exemple 3 Evaluate the stability of the following circuit v i kω - 90kΩ C nf 3 9kΩ v O a ( j ) 5 0 j 0 j 5 0 v kω 90kΩ C nf 3 9kΩ V t a v V tr

52 ( ) [ ] C 3 t t tr 0 j 0 j 0 j 0 j 0 T // C j C j a C j a T X // a V v a V V T

53 /T/ (db) ϕ (T) 80 o 35 o 90 o 45 o -45 o -90 o -35 o -80 o -5 o -70 o B ϕ 0 o A C D The horizontal line at 80 O intersects the phase diagram in A point, /T B / 0, so the circuit is at the stability limit ( ϕ 0).

ESE319 Introduction to Microelectronics. Feedback Basics

ESE319 Introduction to Microelectronics. Feedback Basics Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability

More information

Electronics II. Final Examination

Electronics II. Final Examination f3fs_elct7.fm - The University of Toledo EECS:3400 Electronics I Section Student Name Electronics II Final Examination Problems Points.. 3 3. 5 Total 40 Was the exam fair? yes no Analog Electronics f3fs_elct7.fm

More information

CE/CS Amplifier Response at High Frequencies

CE/CS Amplifier Response at High Frequencies .. CE/CS Amplifier Response at High Frequencies INEL 4202 - Manuel Toledo August 20, 2012 INEL 4202 - Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3

More information

ESE319 Introduction to Microelectronics. Feedback Basics

ESE319 Introduction to Microelectronics. Feedback Basics Feedback Basics Feedback concept Feedback in emitter follower Stability One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability

More information

ECEN 326 Electronic Circuits

ECEN 326 Electronic Circuits ECEN 326 Electronic Circuits Stability Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Ideal Configuration V i Σ V ε a(s) V o V fb f a(s) = V o V ε (s)

More information

Feedback design for the Buck Converter

Feedback design for the Buck Converter Feedback design for the Buck Converter Portland State University Department of Electrical and Computer Engineering Portland, Oregon, USA December 30, 2009 Abstract In this paper we explore two compensation

More information

Electronics II. Midterm II

Electronics II. Midterm II The University of Toledo su7ms_elct7.fm - Electronics II Midterm II Problems Points. 7. 7 3. 6 Total 0 Was the exam fair? yes no The University of Toledo su7ms_elct7.fm - Problem 7 points Equation (-)

More information

Stability of Operational amplifiers

Stability of Operational amplifiers Stability o Operational ampliiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 05 Table o contents Use o operational ampliiers Stability o 2-stage opamp

More information

H(s) = 2(s+10)(s+100) (s+1)(s+1000)

H(s) = 2(s+10)(s+100) (s+1)(s+1000) Problem 1 Consider the following transfer function H(s) = 2(s10)(s100) (s1)(s1000) (a) Draw the asymptotic magnitude Bode plot for H(s). Solution: The transfer function is not in standard form to sketch

More information

Electronics II. Final Examination

Electronics II. Final Examination The University of Toledo f6fs_elct7.fm - Electronics II Final Examination Problems Points. 5. 0 3. 5 Total 40 Was the exam fair? yes no The University of Toledo f6fs_elct7.fm - Problem 5 points Given is

More information

55:041 Electronic Circuits The University of Iowa Fall Exam 2

55:041 Electronic Circuits The University of Iowa Fall Exam 2 Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.

More information

Chapter 10 Feedback. PART C: Stability and Compensation

Chapter 10 Feedback. PART C: Stability and Compensation 1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits

More information

ECEN 607 (ESS) Op-Amps Stability and Frequency Compensation Techniques. Analog & Mixed-Signal Center Texas A&M University

ECEN 607 (ESS) Op-Amps Stability and Frequency Compensation Techniques. Analog & Mixed-Signal Center Texas A&M University ECEN 67 (ESS) Op-Amps Stability and Frequency Compensation Techniques Analog & Mixed-Signal Center Texas A&M University Stability of Linear Systems Harold S. Black, 97 Negative feedback concept Negative

More information

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013. Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

More information

Analysis and Design of Analog Integrated Circuits Lecture 12. Feedback

Analysis and Design of Analog Integrated Circuits Lecture 12. Feedback Analysis and Design of Analog Integrated Circuits Lecture 12 Feedback Michael H. Perrott March 11, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Open Loop Versus Closed Loop Amplifier

More information

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1 Electronic Systems C3 3/05/2009 Politecnico di Torino ICT school Lesson C3 ELECTONIC SYSTEMS C OPEATIONAL AMPLIFIES C.3 Op Amp circuits» Application examples» Analysis of amplifier circuits» Single and

More information

ECEN 325 Electronics

ECEN 325 Electronics ECEN 325 Electronics Operational Amplifiers Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Opamp Terminals positive supply inverting input terminal non

More information

ECEN 325 Electronics

ECEN 325 Electronics ECEN 325 Electronics Introduction Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Ohm s Law i R i R v 1 v v 2 v v 1 v 2 v = v 1 v 2 v = v 1 v 2 v = ir

More information

Designing Information Devices and Systems II Fall 2018 Elad Alon and Miki Lustig Discussion 5A

Designing Information Devices and Systems II Fall 2018 Elad Alon and Miki Lustig Discussion 5A EECS 6B Designing Information Devices and Systems II Fall 208 Elad Alon and Miki Lustig Discussion 5A Transfer Function When we write the transfer function of an arbitrary circuit, it always takes the

More information

Operational Amplifiers

Operational Amplifiers Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and

More information

Refinements to Incremental Transistor Model

Refinements to Incremental Transistor Model Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for non-ideal transistor behavior Incremental output port resistance Incremental changes

More information

Homework Assignment 11

Homework Assignment 11 Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors

More information

Steady State Frequency Response Using Bode Plots

Steady State Frequency Response Using Bode Plots School of Engineering Department of Electrical and Computer Engineering 332:224 Principles of Electrical Engineering II Laboratory Experiment 3 Steady State Frequency Response Using Bode Plots 1 Introduction

More information

FEEDBACK AND STABILITY

FEEDBACK AND STABILITY FEEDBCK ND STBILITY THE NEGTIVE-FEEDBCK LOOP x IN X OUT x S + x IN x OUT Σ Signal source _ β Open loop Closed loop x F Feedback network Output x S input signal x OUT x IN x F feedback signal x IN x S x

More information

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 = ECE 3050A, Spring 2004 Page Problem (20 points This problem must be attempted) The simplified schematic of a feedback amplifier is shown. Assume that all transistors are matched and g m ma/v and r ds.

More information

Frequency Response Analysis

Frequency Response Analysis Frequency Response Analysis Consider let the input be in the form Assume that the system is stable and the steady state response of the system to a sinusoidal inputdoes not depend on the initial conditions

More information

I. Frequency Response of Voltage Amplifiers

I. Frequency Response of Voltage Amplifiers I. Frequency Response of Voltage Amplifiers A. Common-Emitter Amplifier: V i SUP i OUT R S V BIAS R L v OUT V Operating Point analysis: 0, R s 0, r o --->, r oc --->, R L ---> Find V BIAS such that I C

More information

EC Control Systems- Question bank

EC Control Systems- Question bank MODULE I Topic Question mark Automatic control & modeling, Transfer function Write the merits and demerits of open loop and closed loop Month &Year May 12 Regula tion Compare open loop system with closed

More information

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown

More information

ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques

ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques CAIRO UNIVERSITY FACULTY OF ENGINEERING ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 00/0 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques [] For the following system, Design a compensator such

More information

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs Advanced Analog Integrated Circuits Operational Transconductance Amplifier II Multi-Stage Designs Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard

More information

Systematic Design of Operational Amplifiers

Systematic Design of Operational Amplifiers Systematic Design of Operational Amplifiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 061 Table of contents Design of Single-stage OTA Design of

More information

Electric Circuits I Final Examination

Electric Circuits I Final Examination EECS:300 Electric Circuits I ffs_elci.fm - Electric Circuits I Final Examination Problems Points. 4. 3. Total 38 Was the exam fair? yes no //3 EECS:300 Electric Circuits I ffs_elci.fm - Problem 4 points

More information

Electronics II. Midterm #2

Electronics II. Midterm #2 The University of Toledo EECS:3400 Electronics I Section sums_elct7.fm - StudentName Electronics II Midterm # Problems Points. 8. 3. 7 Total 0 Was the exam fair? yes no The University of Toledo sums_elct7.fm

More information

Frequency Dependent Aspects of Op-amps

Frequency Dependent Aspects of Op-amps Frequency Dependent Aspects of Op-amps Frequency dependent feedback circuits The arguments that lead to expressions describing the circuit gain of inverting and non-inverting amplifier circuits with resistive

More information

Single-Time-Constant (STC) Circuits This lecture is given as a background that will be needed to determine the frequency response of the amplifiers.

Single-Time-Constant (STC) Circuits This lecture is given as a background that will be needed to determine the frequency response of the amplifiers. Single-Time-Constant (STC) Circuits This lecture is given as a background that will be needed to determine the frequency response of the amplifiers. Objectives To analyze and understand STC circuits with

More information

Automatic Control (MSc in Mechanical Engineering) Lecturer: Andrea Zanchettin Date: Student ID number... Signature...

Automatic Control (MSc in Mechanical Engineering) Lecturer: Andrea Zanchettin Date: Student ID number... Signature... Automatic Control (MSc in Mechanical Engineering) Lecturer: Andrea Zanchettin Date: 29..23 Given and family names......................solutions...................... Student ID number..........................

More information

ECE 342 Electronic Circuits. Lecture 25 Frequency Response of CG, CB,SF and EF

ECE 342 Electronic Circuits. Lecture 25 Frequency Response of CG, CB,SF and EF ECE 342 Electronic Circuits ecture 25 Frequency esponse of CG, CB,SF and EF Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 342 Jose Schutt Aine 1 Common

More information

As an example of the parameter sweeping capabilities of LTSPICE, consider the following elementary high-pass filter circuit:

As an example of the parameter sweeping capabilities of LTSPICE, consider the following elementary high-pass filter circuit: LTSpice Parameter Sweep Tutorial ECE 202 Signals and Systems I Andrew Herdrich Department of Electrical and Computer Engineering Portland State University January 7, 2007 Version 2 AC sweep analyses in

More information

Frequency response. Pavel Máša - XE31EO2. XE31EO2 Lecture11. Pavel Máša - XE31EO2 - Frequency response

Frequency response. Pavel Máša - XE31EO2. XE31EO2 Lecture11. Pavel Máša - XE31EO2 - Frequency response Frequency response XE3EO2 Lecture Pavel Máša - Frequency response INTRODUCTION Frequency response describe frequency dependence of output to input voltage magnitude ratio and its phase shift as a function

More information

Electronics II. Midterm II

Electronics II. Midterm II The University of Toledo f4ms_elct7.fm - Section Electronics II Midterm II Problems Points. 7. 7 3. 6 Total 0 Was the exam fair? yes no The University of Toledo f4ms_elct7.fm - Problem 7 points Given in

More information

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A = The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A = 10 10 4. Section Break Difficulty: Easy Learning Objective: Understand how real operational

More information

(b) A unity feedback system is characterized by the transfer function. Design a suitable compensator to meet the following specifications:

(b) A unity feedback system is characterized by the transfer function. Design a suitable compensator to meet the following specifications: 1. (a) The open loop transfer function of a unity feedback control system is given by G(S) = K/S(1+0.1S)(1+S) (i) Determine the value of K so that the resonance peak M r of the system is equal to 1.4.

More information

Chapter 2 Switched-Capacitor Circuits

Chapter 2 Switched-Capacitor Circuits Chapter 2 Switched-Capacitor Circuits Abstract his chapter introduces SC circuits. A brief description is given for the main building blocks of a SC filter (operational amplifiers, switches, capacitors,

More information

Circuits Practice Websheet 18.1

Circuits Practice Websheet 18.1 Circuits Practice Websheet 18.1 Multiple Choice Identify the choice that best completes the statement or answers the question. 1. How much power is being dissipated by one of the 10-Ω resistors? a. 24

More information

University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits. Final Exam 10Dec08 SOLUTIONS

University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits. Final Exam 10Dec08 SOLUTIONS University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits Final Exam 10Dec08 SOLUTIONS This exam is a closed book exam. Students are allowed to use a

More information

R a) Compare open loop and closed loop control systems. b) Clearly bring out, from basics, Force-current and Force-Voltage analogies.

R a) Compare open loop and closed loop control systems. b) Clearly bring out, from basics, Force-current and Force-Voltage analogies. SET - 1 II B. Tech II Semester Supplementary Examinations Dec 01 1. a) Compare open loop and closed loop control systems. b) Clearly bring out, from basics, Force-current and Force-Voltage analogies..

More information

Solution: K m = R 1 = 10. From the original circuit, Z L1 = jωl 1 = j10 Ω. For the scaled circuit, L 1 = jk m ωl 1 = j10 10 = j100 Ω, Z L

Solution: K m = R 1 = 10. From the original circuit, Z L1 = jωl 1 = j10 Ω. For the scaled circuit, L 1 = jk m ωl 1 = j10 10 = j100 Ω, Z L Problem 9.9 Circuit (b) in Fig. P9.9 is a scaled version of circuit (a). The scaling process may have involved magnitude or frequency scaling, or both simultaneously. If R = kω gets scaled to R = kω, supply

More information

R10 JNTUWORLD B 1 M 1 K 2 M 2. f(t) Figure 1

R10 JNTUWORLD B 1 M 1 K 2 M 2. f(t) Figure 1 Code No: R06 R0 SET - II B. Tech II Semester Regular Examinations April/May 03 CONTROL SYSTEMS (Com. to EEE, ECE, EIE, ECC, AE) Time: 3 hours Max. Marks: 75 Answer any FIVE Questions All Questions carry

More information

EE221 Circuits II. Chapter 14 Frequency Response

EE221 Circuits II. Chapter 14 Frequency Response EE22 Circuits II Chapter 4 Frequency Response Frequency Response Chapter 4 4. Introduction 4.2 Transfer Function 4.3 Bode Plots 4.4 Series Resonance 4.5 Parallel Resonance 4.6 Passive Filters 4.7 Active

More information

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH ) Lecture 30 Compensation of Op AmpsII (/26/04) Page 30 LECTURE 30 COMPENSATION OF OP AMPSII (READING: GHLM 638652, AH 260269) INTRODUCTION The objective of this presentation is to continue the ideas of

More information

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D. Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,

More information

CURRENT SOURCES EXAMPLE 1 Find the source voltage Vs and the current I1 for the circuit shown below SOURCE CONVERSIONS

CURRENT SOURCES EXAMPLE 1 Find the source voltage Vs and the current I1 for the circuit shown below SOURCE CONVERSIONS CURRENT SOURCES EXAMPLE 1 Find the source voltage Vs and the current I1 for the circuit shown below EXAMPLE 2 Find the source voltage Vs and the current I1 for the circuit shown below SOURCE CONVERSIONS

More information

EE221 Circuits II. Chapter 14 Frequency Response

EE221 Circuits II. Chapter 14 Frequency Response EE22 Circuits II Chapter 4 Frequency Response Frequency Response Chapter 4 4. Introduction 4.2 Transfer Function 4.3 Bode Plots 4.4 Series Resonance 4.5 Parallel Resonance 4.6 Passive Filters 4.7 Active

More information

Sample-and-Holds David Johns and Ken Martin University of Toronto

Sample-and-Holds David Johns and Ken Martin University of Toronto Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters

More information

University of Illinois at Chicago Spring ECE 412 Introduction to Filter Synthesis Homework #4 Solutions

University of Illinois at Chicago Spring ECE 412 Introduction to Filter Synthesis Homework #4 Solutions Problem 1 A Butterworth lowpass filter is to be designed having the loss specifications given below. The limits of the the design specifications are shown in the brick-wall characteristic shown in Figure

More information

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there. ECE37B Final Exam There are 5 problems on this exam and you have 3 hours There are pages -9 in the exam: please make sure all are there. Do not open this exam until told to do so Show all work: Credit

More information

Microwave Oscillators Design

Microwave Oscillators Design Microwave Oscillators Design Oscillators Classification Feedback Oscillators β Α Oscillation Condition: Gloop = A β(jω 0 ) = 1 Gloop(jω 0 ) = 1, Gloop(jω 0 )=2nπ Negative resistance oscillators Most used

More information

Lecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o

Lecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o Lecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o ----------- ----------- w L =Q - w o πf o w h =Qw o w L ~ RC w h w L f(l) w h f(c) B. Construction from T(s) Asymptotes

More information

OPERATIONAL AMPLIFIER APPLICATIONS

OPERATIONAL AMPLIFIER APPLICATIONS OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference

More information

Problem Set 5 Solutions

Problem Set 5 Solutions University of California, Berkeley Spring 01 EE /0 Prof. A. Niknejad Problem Set 5 Solutions Please note that these are merely suggested solutions. Many of these problems can be approached in different

More information

Frequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ

Frequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ 27 Frequency Response Before starting, review phasor analysis, Bode plots... Key concept: small-signal models for amplifiers are linear and therefore, cosines and sines are solutions of the linear differential

More information

Stability and Frequency Compensation

Stability and Frequency Compensation 類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,

More information

Second-order filters. EE 230 second-order filters 1

Second-order filters. EE 230 second-order filters 1 Second-order filters Second order filters: Have second order polynomials in the denominator of the transfer function, and can have zeroth-, first-, or second-order polynomials in the numerator. Use two

More information

Multistage Amplifier Frequency Response

Multistage Amplifier Frequency Response Multistage Amplifier Frequency Response * Summary of frequency response of single-stages: CE/CS: suffers from Miller effect CC/CD: wideband -- see Section 0.5 CB/CG: wideband -- see Section 0.6 (wideband

More information

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5. Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize

More information

LECTURE 21: Butterworh & Chebeyshev BP Filters. Part 1: Series and Parallel RLC Circuits On NOT Again

LECTURE 21: Butterworh & Chebeyshev BP Filters. Part 1: Series and Parallel RLC Circuits On NOT Again LECTURE : Butterworh & Chebeyshev BP Filters Part : Series and Parallel RLC Circuits On NOT Again. RLC Admittance/Impedance Transfer Functions EXAMPLE : Series RLC. H(s) I out (s) V in (s) Y in (s) R Ls

More information

Chapter 8: Converter Transfer Functions

Chapter 8: Converter Transfer Functions Chapter 8. Converter Transfer Functions 8.1. Review of Bode plots 8.1.1. Single pole response 8.1.2. Single zero response 8.1.3. Right half-plane zero 8.1.4. Frequency inversion 8.1.5. Combinations 8.1.6.

More information

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

More information

6.302 Feedback Systems

6.302 Feedback Systems MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science 6.302 Feedback Systems Fall Term 2005 Issued : November 18, 2005 Lab 2 Series Compensation in Practice Due

More information

Electronics II. Midterm #2

Electronics II. Midterm #2 The University of Toledo EECS:3400 Electronics I su4ms_elct7.fm Section Electronics II Midterm # Problems Points. 8. 7 3. 5 Total 0 Was the exam fair? yes no The University of Toledo su4ms_elct7.fm Problem

More information

EECS 105: FALL 06 FINAL

EECS 105: FALL 06 FINAL University of California College of Engineering Department of Electrical Engineering and Computer Sciences Jan M. Rabaey TuTh 2-3:30 Wednesday December 13, 12:30-3:30pm EECS 105: FALL 06 FINAL NAME Last

More information

ECE3050 Assignment 7

ECE3050 Assignment 7 ECE3050 Assignment 7. Sketch and label the Bode magnitude and phase plots for the transfer functions given. Use loglog scales for the magnitude plots and linear-log scales for the phase plots. On the magnitude

More information

CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE

CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE To understand Decibels, log scale, general frequency considerations of an amplifier. low frequency analysis - Bode plot low frequency response BJT amplifier Miller

More information

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +

More information

Miller Pole Splitting and Zero

Miller Pole Splitting and Zero Miller Pole Splitting and Zero Objective The step response of a twopole amplifier depends on the ratio of the pole frequencies, with less ringing of the output when the poles are widely separated. However,

More information

Homework Assignment 09

Homework Assignment 09 Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

University of Toronto. Final Exam

University of Toronto. Final Exam University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last

More information

Homework 7 - Solutions

Homework 7 - Solutions Homework 7 - Solutions Note: This homework is worth a total of 48 points. 1. Compensators (9 points) For a unity feedback system given below, with G(s) = K s(s + 5)(s + 11) do the following: (c) Find the

More information

Solution: Based on the slope of q(t): 20 A for 0 t 1 s dt = 0 for 3 t 4 s. 20 A for 4 t 5 s 0 for t 5 s 20 C. t (s) 20 C. i (A) Fig. P1.

Solution: Based on the slope of q(t): 20 A for 0 t 1 s dt = 0 for 3 t 4 s. 20 A for 4 t 5 s 0 for t 5 s 20 C. t (s) 20 C. i (A) Fig. P1. Problem 1.24 The plot in Fig. P1.24 displays the cumulative charge q(t) that has entered a certain device up to time t. Sketch a plot of the corresponding current i(t). q 20 C 0 1 2 3 4 5 t (s) 20 C Figure

More information

Analog Circuits Prof. Jayanta Mukherjee Department of Electrical Engineering Indian Institute of Technology - Bombay

Analog Circuits Prof. Jayanta Mukherjee Department of Electrical Engineering Indian Institute of Technology - Bombay Analog Circuits Prof. Jayanta Mukherjee Department of Electrical Engineering Indian Institute of Technology - Bombay Week 05 Module - 05 Tutorial No.4 Welcome everyone my name is Basudev Majumder, I am

More information

Boise State University Department of Electrical Engineering ECE461 Control Systems. Control System Design in the Frequency Domain

Boise State University Department of Electrical Engineering ECE461 Control Systems. Control System Design in the Frequency Domain Boise State University Department of Electrical Engineering ECE6 Control Systems Control System Design in the Frequency Domain Situation: Consider the following block diagram of a type- servomechanism:

More information

2nd-order filters. EE 230 second-order filters 1

2nd-order filters. EE 230 second-order filters 1 nd-order filters Second order filters: Have second order polynomials in the denominator of the transfer function, and can have zeroth-, first-, or second-order polyinomials in the numerator. Use two reactive

More information

Homework 6 Solutions and Rubric

Homework 6 Solutions and Rubric Homework 6 Solutions and Rubric EE 140/40A 1. K-W Tube Amplifier b) Load Resistor e) Common-cathode a) Input Diff Pair f) Cathode-Follower h) Positive Feedback c) Tail Resistor g) Cc d) Av,cm = 1/ Figure

More information

Lecture 25 ANNOUNCEMENTS. Reminder: Prof. Liu s office hour is cancelled on Tuesday 12/4 OUTLINE. General considerations Benefits of negative feedback

Lecture 25 ANNOUNCEMENTS. Reminder: Prof. Liu s office hour is cancelled on Tuesday 12/4 OUTLINE. General considerations Benefits of negative feedback Lecture 25 ANNOUNCEMENTS eminder: Prof. Liu s office hour is cancelled on Tuesday 2/4 Feedback OUTLINE General considerations Benefits of neative feedback Sense andreturn techniques Voltae voltae feedback

More information

Exercise s = 1. cos 60 ± j sin 60 = 0.5 ± j 3/2. = s 2 + s + 1. (s + 1)(s 2 + s + 1) T(jω) = (1 + ω2 )(1 ω 2 ) 2 + ω 2 (1 + ω 2 )

Exercise s = 1. cos 60 ± j sin 60 = 0.5 ± j 3/2. = s 2 + s + 1. (s + 1)(s 2 + s + 1) T(jω) = (1 + ω2 )(1 ω 2 ) 2 + ω 2 (1 + ω 2 ) Exercise 7 Ex: 7. A 0 log T [db] T 0.99 0.9 0.8 0.7 0.5 0. 0 A 0 0. 3 6 0 Ex: 7. A max 0 log.05 0 log 0.95 0.9 db [ ] A min 0 log 40 db 0.0 Ex: 7.3 s + js j Ts k s + 3 + j s + 3 j s + 4 k s + s + 4 + 3

More information

Chapter 9: Controller design

Chapter 9: Controller design Chapter 9. Controller Design 9.1. Introduction 9.2. Effect of negative feedback on the network transfer functions 9.2.1. Feedback reduces the transfer function from disturbances to the output 9.2.2. Feedback

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2 Question 1 Question 20 carry one mark each. 1. The order of the differential equation + + = is (A) 1 (B) 2 (C) 3 (D) 4 2. The Fourier series of a real periodic function has only P. Cosine terms if it is

More information

Fig. 2.0: SPICE Loop Gain Test

Fig. 2.0: SPICE Loop Gain Test Operational Amplifier Stability Part 2 of 15: Op Amp Networks, SPICE Analysis by Tim Green Strategic Development Engineer, BurrBrown Products from Texas Instruments Incorporated Part 2 of this series focuses

More information

Conventional Paper-I Part A. 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy

Conventional Paper-I Part A. 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy EE-Conventional Paper-I IES-01 www.gateforum.com Conventional Paper-I-01 Part A 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy impedance for a lossy dielectric

More information

Module 2. DC Circuit. Version 2 EE IIT, Kharagpur

Module 2. DC Circuit. Version 2 EE IIT, Kharagpur Module 2 DC Circuit Lesson 5 Node-voltage analysis of resistive circuit in the context of dc voltages and currents Objectives To provide a powerful but simple circuit analysis tool based on Kirchhoff s

More information

ESE319 Introduction to Microelectronics Bode Plot Review High Frequency BJT Model

ESE319 Introduction to Microelectronics Bode Plot Review High Frequency BJT Model Bode Plot Review High Frequency BJT Model 1 Logarithmic Frequency Response Plots (Bode Plots) Generic form of frequency response rational polynomial, where we substitute jω for s: H s=k sm a m 1 s m 1

More information

EKT 119 ELECTRIC CIRCUIT II. Chapter 3: Frequency Response of AC Circuit Sem2 2015/2016 Dr. Mohd Rashidi Che Beson

EKT 119 ELECTRIC CIRCUIT II. Chapter 3: Frequency Response of AC Circuit Sem2 2015/2016 Dr. Mohd Rashidi Che Beson EKT 9 ELECTRIC CIRCUIT II Chapter 3: Frequency Response of AC Circuit Sem 05/06 Dr. Mohd Rashidi Che Beson TRANSFER FUNCTION (TF Frequency response can be obtained by using transfer function. DEFINITION:

More information

Chapter 3 Output stages

Chapter 3 Output stages Chapter 3 utput stages 3.. Goals and properties 3.. Goals and properties deliver power into the load with good efficacy and small power dissipate on the final transistors small output impedance maximum

More information

EE 16B Final, December 13, Name: SID #:

EE 16B Final, December 13, Name: SID #: EE 16B Final, December 13, 2016 Name: SID #: Important Instructions: Show your work. An answer without explanation is not acceptable and does not guarantee any credit. Only the front pages will be scanned

More information

Unit 21 Capacitance in AC Circuits

Unit 21 Capacitance in AC Circuits Unit 21 Capacitance in AC Circuits Objectives: Explain why current appears to flow through a capacitor in an AC circuit. Discuss capacitive reactance. Discuss the relationship of voltage and current in

More information

ECEN 326 Electronic Circuits

ECEN 326 Electronic Circuits ECEN 326 Electronic Circuits Frequency Response Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering High-Frequency Model BJT & MOS B or G r x C f C or D r

More information

Voltage AmpliÞer Frequency Response

Voltage AmpliÞer Frequency Response Voltage AmpliÞer Frequency Response Chapter 9 multistage voltage ampliþer 5 V M 7B M 7 M 5 R 35 kω M 6B M 6 Q 4 100 µa X M 3 Q B Q v OUT V s M 1 M 8 M9 V BIAS M 10 Approaches: 1. brute force OCTC -- do

More information