Winter Examination Copyright reserved. Wintereksamen Kopiereg voorbehou. Analoogelektronika ENE Junie 2004
|
|
- Rosanna Conley
- 6 years ago
- Views:
Transcription
1 Departement Elektriese, Elektroniese en Rekenaar-Ingenieurswese Department of Electrical, Electronic and Computer Engineering Wintereksamen Kopiereg voorbehou Analoogelektronika ENE Junie 2004 Winter Examination Copyright reserved Analogue Electronics ENE June 2004 Toetsinligting: Test information: Maksimum punte: Maximum marks: 100 Duur van vraestel: Duration of paper: 180 minute 180 minutes Volpunte: Full marks: 100 Oopboek / toeboek: Oop (Enige materiaal) Open / closed book: Open (Any material) Eksamen beplanning: n Addisionele 10 minute sal aan die begin van die eksamen beskikbaar gestel word. Gedurende hierdie tydperk mag Kandidate nie op die antwoordstelle skryf nie. Exam planning: An additional 10 minutes will be availed at the start of the exam. During this period, candidates may not make any markings on the answer scripts. Enige toestel met n kommunikasiepoort (van enige aard) word nie toegelaat nie. Any device with a communication port (of whatsoever kind) may not be used. Totale aantal bladsye (hierdie blad ingesluit): Total number of pages (including this page): 15 BELANGRIK- IMPORTANT 1. Die eksamenregulasies van die Universiteit van Pretoria geld. The examination regulations of the University of Pretoria apply. 2. Vrae moet in onuitwisbare ink beantwoord word. Geen antwoorde wat in potlood geskryf is sal gemerk word nie. Questions must be answered in indelible ink. Answers in pencil will not be marked. 3. Daar is twee stelle antwoordboeke beskikbaar vir hierdie eksamen: die standard 8 bladsy antwoordboek & n addisionele spesiale ontwerp & numeriese analiese opsommingsblad/boek. Dit moet vir die beantwoording van hierdie eksamen gebruik word. There are two sets of answer booklets available for this examination: the standard 8 page answer booklet & an additional special design & numeric analysis summary sheet/booklet. These must be used for answering this examination. 4. Toon alle berekeninge waar/indien van toepassing. Geen punte sal toegeken word vir korrekte antwoorde sonder berekenings/redenasies om dit te staaf nie. Show all calculations where/as applicable. No marks will be given for correct answers without calculations/reasoning to support them. 5. Gebruik duidelik geregverdigde & kundige Ingenieursbenaderings (en/of aannames) waar/indien van toepassing. Use clearly justified & educated engineering approximations (and/or stated assumptions) where/as appropriate. 6. Verskeie datavelle word voorsien as deel van die aanhangsels van hierdie eksamen. Daar word voorgestel dat studente duidelik (geregverdig) die gebruikte parameters en waardes, wat vanaf die datavel gebruik word, noem. Various datasheets are provided as part of the appendices to this examination. Students are advised to very clearly (with justification) remark the parameters & values used from the datasheet. Dosent: Lecturer: Mr Saurabh Sinha Eksterne Eksaminator: External examiner: Prof. M. du Plessis & Mr Johan Schoeman Vertaler (Engels Afrikaans) Translator (English Afrikaans): Mr Werner Düvel
2 EXAMINATION PREFIX The following figure shows the general structure of a series-shunt feedback amplifier. v s Σ \\ A-network v o v fb \\ β-network The examination is aimed as a procedural process to design the first preliminary circuit of the above structure: Question 1: Design of a difference amplifier [6] Study Unit: 8 (Study Theme 4) Question 2: Partial design of the A network consisting of a CS & CC amplifier (Including biasing & design for a particular frequency response) [16] Study Units: 3, 4 & 5 (Study Theme 2) [13] Study Units: 6 & 7 (Study Theme 3) [21] Study Units: 9, 10, 11, 12 & 13 (Study Theme 5) Question 3: Design of a class AB power stage with short circuit protection [10] Study Unit: 17 (Study Theme 7) Question 4: Analysis of a typical β-network & feedback analysis [19] Study Units: 14, 15 & 16 (Study Theme 6) [7] Study Unit: 2 (Study Theme 1) Question 5: Designing with heat-sinks [4] Study Unit: 18 (Study Theme 7) Question 6: Basic ADC application (unrelated to the feedback structure) [4] Study Unit: 1 (Study Theme 1) IImppoorrt taannt t nnoot tee In answering every question, clearly state: all parameters of relevance (such as device parameters from datasheets), all design assumptions, all design component values (including all components of a biasing network), and justification of any educated engineering approximations made. Datasheets required refer to: Appendix A: Q2N2222 datasheet Appendix B: Q2N7000 datasheet Appendix C: Standard resistor sheet Appendix D: Standard capacitor sheet 2
3 Question 1 [6]: Design of a differential amplifier (DA) The comparator of the feedback structure can be simply implemented by a DA. This is shown below. Differential-to-singleended converter VCC_BAR V v s Σ v o1 v o2 v o-se VCC_CIRCLE v s R C VCC_CIRCLE v o1 v o2 VCC_CIRCLE Q 1 Q 2 R C vvcc_circle fb DA v fb I O VCC_BAR V EE Component specifications ( Datasheets required) 5 % standard resistors BJT: Q2N2222 Assume an ideal current source, I O is available. Design the DA that meets the following specifications: a differential-mode single-ended gain, A dm-se 100, a common mode rejection ratio, CMRR > 60 db, a differential swing range at output terminals of at least ± 3 V, an input resistance, r in-dm > 1 k, an output resistance, r out-se < 1 k, and power supplies fixed: V CC/EE = ± 10 V. 3
4 Question 2 [50]: Design of a CS & CC amplifier The configuration represents part of the feed-forward, A network. v o-se CS CC v o-ab The CS & CC amplifier needs to be designed as part of this problem. Assume that the amplifiers are coupled by the dc blocking capacitor, C C. VCC_BAR V DD R 1 R D R 3 R C C M C C VCC_CIRCLE v o-se C IN M 1 Q 3 Q 4 C O vvcc_circle o-ab R 2 R S C S R 4 R E CS CC Component specifications ( Datasheets required) 5 % standard resistors Standard capacitors BJT: 2 x Q2N2222 MOSFET: Q2N7000 Power supply, V DD = 10 V Inter(pre/post)-stage: The source resistance, R S prior to the CS stage can be assumed as 1 k. The input resistance of the class AB stage following the CC stage can be assumed as 1 k. Design [35] the cascade stage to achieve: Mid-band gain, A v = v o-se /v o-ab = 20 db (Completely specify each biasing network to set the required gain as/where applicable) Mid-band region, 100 Hz to at least 1 MHz (Use the method of time-constants and/or Miller s theorem as/where applicable) Analyse the network: [3] sketch the bode magnitude & phase plots of each stage, [3] sketch the bode magnitude & phase plots of the cascade, [4] specify the two port-model of each of the amplifiers, viz. CS & CC, [3] completely specify the two-port network model of the network, and [2] determine the dc power dissipation of the entire network. 4
5 Question 3 [10]: Design of a class AB amplifier A class AB amplifier follows the cascade network of Question 2. This is shown below. VCC_BAR V R B1 Q 5 VCC_CIRCLE v o-ab D 1 C C Q 6 R E1 C L R L vvcc_circle o D 2 R E2 R B2 Q 7 Component specifications: 5 % standard resistors ( Datasheet required) BJT: complementary pair (Q 5 & Q 7 ) Capacitors, C Power supply, V CC = 10 V Assume the current gain, β of all transistors as approximately 50. Design [5] the class AB amplifier to meet the following specifications: deliver 1 W to a load, R L = 4, and achieve maximum power transfer to the load. Analyse the designed amplifier to approximate: [1] the input resistance, [1] the output resistance, [1] the efficiency, and [1] the power dissipated by transistor, Q 5. [1] Sketch the transfer curve of the class AB amplifier as shown above. 5
6 Question 4 [26]: Analysis of a typical β-network & feedback analysis Assume that the feedback structure can be approximately represented as below. VCC_CIRCLE v s A-network OUT 6 vvcc_circle o v fb Rβ2 R β1 β-network Assume that the A-network can be represented by: Ao A( jω) =, jω jω jω ω1 ω2 ω3 where ω 1 = 10 rad/s, ω 2 = ω 3 = 10 6 rad/s, and A o = 120 db. Design [2] the feedback network (select resistor component values) to achieve a feedback gain, A fb = 100. Analyse (taking the loading of β-network into account) the shunt-series feedback structure to determine/sketch: [3] the input resistance of the entire feedback network, R if, [3] the output resistance of the entire feedback network, R of. [7] the two port network, and [3] the closed-loop amplifier bandwidth. Stability analysis: [3] Sketch the bode magnitude and phase plot of the open-loop, A network. [3] Approximate the gain margin, GM (in db) & phase margin, PM (in º) for the design. [2] Assuming that A o varies by ± 10 db. For this variation, comment on the stability of the above network. 6
7 Question 5 [4]: Designing with a heat sink Assume that the power transistors used in Question 3, has a rated power of 15 W and a maximum junction temperature, T j-max = 200 ºC. The device is to operate in air at an ambient temperature of 25 ºC. The transistor is mounted on a heat sink with Θ sink-air = 4 ºC/W and Θ case-sink = 1 ºC/W. [4] Determine the actual power that can be safely dissipated in the transistor. Question 6 [4]: Basic ADC application The following problem is unrelated to the feedback structure shown in the examination prefix. VCC_CIRCLE v X ADC VCC_CIRCLE VCC_CIRCLE 14-bit binary output data (b 1, b 2,, b 14 ) VCC_CIRCLE [4] The AD9240 is a 14 bit ADC with V REF set to 10 V. If the input is v X = V, determine the binary output of the converter. 7
8 APPENDIX A 8
9 9
10 10
11 11
12 12
13 APPENDIX B 13
14 APPENDIX C Standard component scaling factors Standard base resistor values are given in the following tables for the most commonly used tolerances (1%, 5%, 10%), along with typically available resistance ranges. To determine values other than the base, multiply the base value by 10, 100, or Example: Calculations indicate the need for a 355 k resistor and a tolerance of 1%. Look in the 1% table and select the 35.7 value (the nearest available standard value). Multiply by to convert to 357 k. 1% Standard Values Decade multiples are available from 10.0 through 1.00 M (also 1.10 M, 1.20 M, 1.30 M, 1.50 M, 1.60 M, 1.80 M, 2.00 M and 2.20 M) % Standard Values Decade multiples are available from 10 through 22 M % Standard Values Decade multiples are available from 10 through 1 M
15 APPENDIX D Standard Capacitor Values These capacitor values are the most commonly found pf pf pf pf µf µf µf µf µf µf µf ,
16 Student Number Signature Full Name Special Answer Sheet: Design & Numeric Analysis Summary This sheet does not include the summary of answers requiring sketches (such as Bode plots, two-port models, etc.) These sketches must be part of the answer booklet. QUESTION 1 VCC_BAR V V CC = V EE = 10 V R C R C R C = VCC_CIRCLE v s VCC_CIRCLE v o1 v o2 VCC_CIRCLE Q 1 Q 2 vvcc_circle fb I O = A I O VCC_BAR V EE QUESTION 2 R 1 R D V DD VCC_BAR R 1 = R 2 = R 3 R C R D = R S = C M C C C IN VCC_CIRCLE v o-se Q 3 C O M 1 Q 4 R 2 R R 4 R E S C S CS CC V DD = 10 V R 3 = R 4 = R C = R E = vvcc_circle o-ab C C = C M = C S = C IN = C O = dc power dissipation of the entire network: W F F F F F University of Pretoria [ENE310] [Analogue Electronics] Winter Examination: Design & numeric analysis summary sheet 1
17 QUESTION 3 VCC_CIRCLE v o-ab QUESTION 4 R B1 D 1 Q 6 C C D 2 R B2 VCC_CIRCLE v s v fb Rβ2 VCC_BAR V Q 5 R E1 C L R E2 Q 7 A-network OUT R L 6 vvcc_circle o vvcc_circle o R B1 = R B2 = R E1 = R E2 = R L = 4 C V CC = 10 V R IN = R OUT = η = % P Q5 = W R β1 = R β2 = R if = R of = BW = Hz R β1 β-network GM = db PM = º Stable: / YES / NO QUESTION 5 Power = W QUESTION 6 b 1 MSB b 2 b 3 b 4 b 5 b 6 b 7 b 8 b 9 b 10 b 11 b 12 b 13 b 14 LSB University of Pretoria [ENE310] [Analogue Electronics] Winter Examination: Design & numeric analysis summary sheet 2
Examination Copyright reserved. Eksamen Kopiereg voorbehou. Module EBN122 Elektrisiteit en Elektronika 13 November 2009
Departement Elektriese, Elektroniese en Rekenaar-Ingenieurswese Eksamen Kopiereg voorbehou Module EBN Elektrisiteit en Elektronika 3 November 009 Department of Electrical, Electronic and Computer Engineering
More informationWTW 158 : CALCULUS EKSAMEN / EXAMINATION Eksterne eksaminator / External examiner: Prof NFJ van Rensburg
Outeursreg voorbehou UNIVERSITEIT VAN PRETORIA Departement Wiskunde en Toegepaste Wiskunde Copyright reserved UNIVERSITY OF PRETORIA Department of Mathematics and Applied Maths 4 Junie / June 00 Punte
More informationEksterne eksaminator / External examiner: Dr. P Ntumba Interne eksaminatore / Internal examiners: Prof. I Broere, Prof. JE vd Berg, Dr.
VAN / SURNAME: UNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA FAKULTEIT NATUUR- EN LANDBOUWETENSKAPPE / FACULTY OF NATURAL AND AGRICULTURAL SCIENCES DEPARTEMENT WISKUNDE EN TOEGEPASTE WISKUNDE / DEPARTMENT
More informationSemester Test 1. Semestertoets 1. Module EIR221 Elektriese Ingenieurswese 20 Augustus Module EIR221 Electrical Engineering 20 August 2010
Departement Elektriese, Elektroniese en Rekenaar-Ingenieurswese Semestertoets 1 Kopiereg voorbehou Module EIR221 Elektriese Ingenieurswese 20 Augustus 2010 Department of Electrical, Electronic and Computer
More informationNovember 2005 TYD/TIME: 90 min PUNTE / MARKS: 35 VAN/SURNAME: VOORNAME/FIRST NAMES: STUDENTENOMMER/STUDENT NUMBER: HANDTEKENING/SIGNATURE:
UNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA DEPT WISKUNDE EN TOEGEPASTE WISKUNDE DEPT OF MATHEMATICS AND APPLIED MATHEMATICS WTW 263 - NUMERIESE METODES / NUMERICAL METHODS EKSAMEN / EXAMINATION
More informationSEMESTERTOETS 1 / SEMESTER TEST 1
UNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA FAKULTEIT NATUUR- EN LANDBOUWETENSKAPPE / FACULTY OF NATURAL AND AGRICULTURAL SCIENCES DEPARTEMENT WISKUNDE EN TOEGEPASTE WISKUNDE DEPARTMENT OF MATHEMATICS
More informationFinal Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.
Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at
More informationUNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA DEPT WISKUNDE EN TOEGEPASTE WISKUNDE DEPT OF MATHEMATICS AND APPLIED MATHEMATICS
UNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA DEPT WISKUNDE EN TOEGEPASTE WISKUNDE DEPT OF MATHEMATICS AND APPLIED MATHEMATICS VAN/SURNAME: VOORNAME/FIRST NAMES: WTW 218 - CALCULUS SEMESTERTOETS /
More informationWTW 158 : CALCULUS EKSAMEN / EXAMINATION Eksterne eksaminator / External examiner: Me/Ms R Möller
Outeursreg voorbehou UNIVERSITEIT VAN PRETORIA Departement Wiskunde en Toegepaste Wiskunde Copyright reserved UNIVERSITY OF PRETORIA Department of Mathematics and Applied Maths Junie / June 005 Maksimum
More informationVAN / SURNAME: VOORNAME / FIRST NAMES: STUDENTENOMMER / STUDENT NUMBER: FOONNO. GEDURENDE EKSAMENPERIODE / PHONE NO. DURING EXAM PERIOD:
UNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA DEPT WISKUNDE EN TOEGEPASTE WISKUNDE DEPT OF MATHEMATICS AND APPLIED MATHEMATICS WTW 220 - ANALISE / ANALYSIS EKSAMEN / EXAM 12 November 2012 TYD/TIME:
More information55:041 Electronic Circuits The University of Iowa Fall Exam 2
Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.
More information55:041 Electronic Circuits The University of Iowa Fall Final Exam
Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered
More informationEKSAMEN / EXAMINATION Q1 Q2 Q3 Q4 Q5 TOTAL. 2. No pencil work or any work in red ink will be marked.
0 UNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA FAKULTEIT NATUUR- EN LANDBOUWETENSKAPPE / FACULTY OF NATURAL AND AGRICULTURAL SCIENCES DEPARTEMENT WISKUNDE EN TOEGEPASTE WISKUNDE DEPARTMENT OF MATHEMATICS
More informationUNIVERSITY OF PRETORIA DEPT SlVlELE INGENIEURSWESE / DEPT OF CIVIL ENGINEERING
1 UNIVERSCTEIT VAN PRETORIA I UNIVERSITY OF PRETORIA DEPT SlVlELE INGENIEURSWESE / DEPT OF CIVIL ENGINEERING STRENGTH OF MATERIALS SWK210 STERKTELEER SWK210 FINAL EXAMINATION - EiNDEKSAMEN VAN en VOORLETTERS
More informationStudentenommer: Student number: Volpunte: Full marks: 160 Open / closed book: Oopboek / toeboek: 21 Punt: Mark: BELANGRIK- IMPORTANT
Departement Elektriese, Elektroniese en Rekenaar-Ingenieurswese Department of Electrical, Electronic and Computer Engineering Eksamen Invulvraestel Kopiereg voorbehou Vakkursus ERS220 20 November 2007
More informationJUNE 2005 TYD/TIME: 90 min PUNTE / MARKS: 50 VAN/SURNAME: VOORNAME/FIRST NAMES: STUDENTENOMMER/STUDENT NUMBER:
UNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA DEPT WISKUNDE EN TOEGEPASTE WISKUNDE DEPT OF MATHEMATICS AND APPLIED MATHEMATICS WTW 63 - NUMERIESE METHODE / NUMERICAL METHODS EKSAMEN / EXAMINATION
More informationVAN / SURNAME: VOORNAME / FIRST NAMES: STUDENTENOMMER / STUDENT NUMBER: HANDTEKENING / SIGNATURE: TELEFOON / TELEPHONE:
UNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA FAKULTEIT NATUUR- EN LANDBOUWETENSKAPPE / FACULTY OF NATURAL AND AGRICULTURAL SCIENCES DEPARTEMENT WISKUNDE EN TOEGEPASTE WISKUNDE DEPARTMENT OF MATHEMATICS
More informationEXAMINATION / EKSAMEN 19 JUNE/JUNIE 2013 AT / OM 08:00
UNIVERSITY OF PRETORIA / UNIVERSITEIT VAN PRETORIA FACULTY OF NATURAL AND AGRICULTURAL SCIENCES / FAKULTEIT NATUUR- EN LANDBOUWETENSKAPPE DEPARTMENT OF MATHEMATICS AND APPLIED MATHEMATICS / DEPARTEMENT
More informationUNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA WTW263 NUMERIESE METODES WTW263 NUMERICAL METHODS EKSAMEN / EXAMINATION
VAN/SURNAME : UNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA VOORNAME/FIRST NAMES : WTW26 NUMERIESE METODES WTW26 NUMERICAL METHODS EKSAMEN / EXAMINATION STUDENTENOMMER/STUDENT NUMBER : HANDTEKENING/SIGNATURE
More informationUNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA DEPT WISKUNDE EN TOEGEPASTE WISKUNDE DEPT OF MATHEMATICS AND APPLIED MATHEMATICS
UNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA DEPT WISKUNDE EN TOEGEPASTE WISKUNDE DEPT OF MATHEMATICS AND APPLIED MATHEMATICS WTW 211 : LINEÊRE ALGEBRA / LINEAR ALGEBRA SEMESTERTOETS 1 / SEMESTER
More informationWTW 161 : ALGEBRA. EKSAMEN / EXAMINATION Eksterne eksaminator / External examiner: Dr F Theron
Outeursreg voorbehou UNIVERSITEIT VAN PRETORIA Departement Wiskunde en Toegepaste Wiskunde Copyright reserved UNIVERSITY OF PRETORIA Department of Mathematics and Applied Maths November 006 Maks Punte
More informationPunte: Intern Marks: Internal WTW 168 : CALCULUS. EKSAMEN / EXAMINATION Eksterne eksaminator / External examiner: Me / Ms R Möller
Outeursreg voorbehou UNIVERSITEIT VAN PRETORIA Departement Wiskunde en Toegepaste Wiskunde Copright reserved UNIVERSITY OF PRETORIA Department of Mathematics and Applied Maths November 005 Punte / Marks:35
More informationModule ELX May 2009
Departement Elektriese, Elektroniese en Rekenaar-Ingenieurswese Eksamenvraestel Kopiereg voorbehou Module ELX 311 27 Mei 2009 Department of Electrical, Electronic and Computer Engineering Examination Question
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationEXAMINATION / EKSAMEN 17 JUNE/JUNIE 2011 AT / OM 12:00 Q1 Q2 Q3 Q4 Q5 Q6 TOTAL
UNIVERSITY OF PRETORIA / UNIVERSITEIT VAN PRETORIA FACULTY OF NATURAL AND AGRICULTURAL SCIENCES / FAKULTEIT NATUUR- EN LANDBOUWETENSKAPPE DEPARTMENT OF MATHEMATICS AND APPLIED MATHEMATICS / DEPARTEMENT
More informationQuestion 1. The van der Waals equation of state is given by the equation: a
Kopiereg voorbehou Universiteit van retoria University of retoria Copyright reserved Departement Chemiese Ingenieurswese Department of Chemical Engineering CHEMICAL ENGINEERING CIR EKSAMEN Volpunte: Tydsduur:
More informationFAKULTEIT INGENIEURSWESE FACULTY OF ENGINEERING. Volpunte: Full marks: Instruksies / Instructions
FAKULTEIT INGENIEURSWESE FACULTY OF ENGINEERING Elektrotegniek 143 Electro-techniques 143 Tydsduur: Duration Eksaminatore: Prof H C Reader Prof J B de Swardt Mnr P-J Randewijk 1.5 h 1 Beantwoord al die
More informationEE105 Fall 2014 Microelectronic Devices and Circuits
EE05 Fall 204 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of BJT Amplifiers Emitter (CE) Collector (CC) Base (CB)
More informationEksamen Invulvraestel Kopiereg voorbehou. Exam Fill in paper Copyright reserved. Linear Systems ELI November 2010
Departement Elektriese, Elektroniese en Rekenaar-Ingenieurswese Eksamen Invulvraestel Kopiereg voorbehou Lineêre Stelsels ELI0 4 November 010 Department of Electrical, Electronic and Computer Engineering
More informationCARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130
ALETON UNIVESITY FINAL EXAMINATION December 005 DUATION 3 HOUS No. of Students 130 Department Name & ourse Number: Electronics ELE 3509 ourse Instructor(s): Prof. John W. M. ogers and alvin Plett AUTHOIZED
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More information[1a] 1, 3 [1b] 1, 0 [1c] 1, 3 en / and 1, 5 [1d] 1, 0 en / and 1, 0 [1e] Geen van hierdie / None of these
AFDELING A : MEERVOUDIGE KEUSE VRAE. 20 PUNTE Beantwoord vrae 1 tot 10 op die MERKLEESVORM se KANT 2. Indien kant 1 gebruik word sal dit nie nagesien word nie. Gebruik n sagte potlood. Jy mag nie verkeerde
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First
More informationENGN3227 Analogue Electronics. Problem Sets V1.0. Dr. Salman Durrani
ENGN3227 Analogue Electronics Problem Sets V1.0 Dr. Salman Durrani November 2006 Copyright c 2006 by Salman Durrani. Problem Set List 1. Op-amp Circuits 2. Differential Amplifiers 3. Comparator Circuits
More informationWTW 263 NUMERIESE METODES / NUMERICAL METHODS
UNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA FAKULTEIT NATUUR- EN LANDBOUWETENSKAPPE / FACULTY OF NATURAL AND AGRICULTURAL SCIENCES DEPARTEMENT WISKUNDE EN TOEGEPASTE WISKUNDE DEPARTMENT OF MATHEMATICS
More informationMATHEMATICS GRADE 10 TASK 1 INVESTIGATION Marks: 55
WISKUNDE GRAAD 10 TAAK 1 ONDERSOEK Punte: 55 MATHEMATICS GRADE 10 TASK 1 INVESTIGATION Marks: 55 INSTRUKSIES: 1. Die taak moet ingehandig word op 2 Maart 2015. 2. Beantwoord al die vrae. 3. Slegs vrae
More information3. (d) None of these / Geen van hierdie
SECTION A (24 marks) / AFDELING A (24 punte) The questions in Section A must be completed on SIDE 2 of the optical reader form in SOFT PENCIL. First circle your answers on this paper and then transfer
More informationDepartment of Mathematics and Applied Mathematics Departement Wiskunde en Toegepaste Wiskunde
Department of Mathematics and Applied Mathematics Departement Wiskunde en Toegepaste Wiskunde GRADES 10 AND 11 GRADE 10 EN 11 30 July 3 Aug 2018 30 Julie 3 Aug 2018 TIME: 2 HOURS TYD: 2 URE 2012 OUTEURSREG
More informationESE319 Introduction to Microelectronics. Feedback Basics
Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationFAKULTEIT INGENIEURSWESE FACULTY OF ENGINEERING
FAKULTEIT INGENIEURSWESE FACULTY OF ENGINEERING Vakkursus / Subject course: Toegepaste Wiskunde B264 Applied Mathematics B264 Tweede Eksamen: Desember 2010 Second Examination: December 2010 Volpunte /
More informationEksamen Invulvraestel Kopiereg voorbehou. Examination Fill in paper Copyright reserved. Vakkursus ERS November 2008
Departement Elektriese, Elektroniese en Rekenaar-Ingenieurswese Department of Electrical, Electronic and Computer Engineering Eksamen Invulvraestel Kopiereg voorbehou Vakkursus ERS220 22 November 2008
More informationCE/CS Amplifier Response at High Frequencies
.. CE/CS Amplifier Response at High Frequencies INEL 4202 - Manuel Toledo August 20, 2012 INEL 4202 - Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3
More informationECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION
ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More informationHOëRSKOOL STRAND WISKUNDE NOVEMBER 2016 GRAAD 11 VRAESTEL 2
HOëRSKOOL STRAND WISKUNDE NOVEMBER 2016 TOTAAL: 150 Eksaminator: P. Olivier GRAAD 11 VRAESTEL 2 TYD: 3UUR Moderator: E. Loedolff INSTRUKSIES: 1. Hierdie vraestel bestaan uit 8 bladsye en n DIAGRAMBLAD
More informationElectronics II. Final Examination
f3fs_elct7.fm - The University of Toledo EECS:3400 Electronics I Section Student Name Electronics II Final Examination Problems Points.. 3 3. 5 Total 40 Was the exam fair? yes no Analog Electronics f3fs_elct7.fm
More informationLecture 37: Frequency response. Context
EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in
More informationCAMI EDUCATION. Graad 12 Vraestel I : Rekord eksamen Punte. Lees die volgende instruksies noukeurig deur voordat die vrae beantwoord word:
CAMI Education (Pty) Ltd Reg. No. 1996/017609/07 CAMI House Fir Drive, Northcliff P.O. Bo 160 CRESTA, 118 Tel: +7 (11) 476-00 Fa : 086 601 4400 web: www.camiweb.com e-mail: info@camiweb.com CAMI EDUCATION
More informationElectronics II. Midterm II
The University of Toledo f4ms_elct7.fm - Section Electronics II Midterm II Problems Points. 7. 7 3. 6 Total 0 Was the exam fair? yes no The University of Toledo f4ms_elct7.fm - Problem 7 points Given in
More informationRefinements to Incremental Transistor Model
Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for non-ideal transistor behavior Incremental output port resistance Incremental changes
More informationECEN 326 Electronic Circuits
ECEN 326 Electronic Circuits Stability Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Ideal Configuration V i Σ V ε a(s) V o V fb f a(s) = V o V ε (s)
More informationElectronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers
6.012 Electronic Devices and Circuits Lecture 18 Single Transistor Amplifier Stages Outline Announcements Handouts Lecture Outline and Summary Notes on Single Transistor Amplifiers Exam 2 Wednesday night,
More informationAdvanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs
Advanced Analog Integrated Circuits Operational Transconductance Amplifier II Multi-Stage Designs Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard
More informationMICROELECTRONIC CIRCUIT DESIGN Second Edition
MICROELECTRONIC CIRCUIT DESIGN Second Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 10/23/06 Chapter 1 1.3 1.52 years, 5.06 years 1.5 2.00 years, 6.65 years 1.8 113
More informationElectronics II. Final Examination
The University of Toledo f6fs_elct7.fm - Electronics II Final Examination Problems Points. 5. 0 3. 5 Total 40 Was the exam fair? yes no The University of Toledo f6fs_elct7.fm - Problem 5 points Given is
More informationHomework Assignment 09
Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More informationEE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE05 Fall 205 Microelectronic Devices and Circuits Frequency Response Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Amplifier Frequency Response: Lower and Upper Cutoff Frequency Midband
More informationVAN/SURNAME: VOORNAME/FIRST NAMES: STUDENTENOMMER/STUDENT NUMBER: Totaal / Total:
UNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA DEPARTMENT OF MATHEMATICS AND APPLIED MATHEMATICS DEPARTEMENT WISKUNDE EN TOEGEPASTE WISKUNDE WTW 15 - WISKUNDIGE MODELLERING / MATHEMATICAL MODELLING
More informationECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =
ECE 3050A, Spring 2004 Page Problem (20 points This problem must be attempted) The simplified schematic of a feedback amplifier is shown. Assume that all transistors are matched and g m ma/v and r ds.
More informationQuick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1
Quick Review If R C1 = R C2 and Q1 = Q2, what is the value of V O-dm? Let Q1 = Q2 and R C1 R C2 s.t. R C1 > R C2, express R C1 & R C2 in terms R C and ΔR C. If V O-dm is the differential output offset
More informationBandwidth of op amps. R 1 R 2 1 k! 250 k!
Bandwidth of op amps An experiment - connect a simple non-inverting op amp and measure the frequency response. From the ideal op amp model, we expect the amp to work at any frequency. Is that what happens?
More informationChapter 9 Frequency Response. PART C: High Frequency Response
Chapter 9 Frequency Response PART C: High Frequency Response Discrete Common Source (CS) Amplifier Goal: find high cut-off frequency, f H 2 f H is dependent on internal capacitances V o Load Resistance
More informationInitials & Surname / Voorletters & Van :...
UNIVERSITY OF PRETORIA / UNIVERSITEIT VAN PRETORIA Dept. of Electrical, Electronic & Computer Eng. / Dept. Elektriese, Elektroniese & Rekenaar-Ing. EIR 221 - NOVEMBER 2012 EXAM PART A1 / EKSAMEN DEEL A1
More informationElectronics II. Final Examination
The University of Toledo f17fs_elct27.fm 1 Electronics II Final Examination Problems Points 1. 11 2. 14 3. 15 Total 40 Was the exam fair? yes no The University of Toledo f17fs_elct27.fm 2 Problem 1 11
More informationElectronics II. Midterm II
The University of Toledo su7ms_elct7.fm - Electronics II Midterm II Problems Points. 7. 7 3. 6 Total 0 Was the exam fair? yes no The University of Toledo su7ms_elct7.fm - Problem 7 points Equation (-)
More informationESE319 Introduction to Microelectronics. Feedback Basics
Feedback Basics Feedback concept Feedback in emitter follower Stability One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION
ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationDepartment of Mathematics and Applied Mathematics Departement Wiskunde en Toegepaste Wiskunde
Department of Mathematics and Applied Mathematics Departement Wiskunde en Toegepaste Wiskunde GRADES 0 AND GRADE 0 EN AUGUST 206 AUGUSTUS 206 TIME: 2 HOURS TYD: 2 URE 202 OUTEURSREG VOORBEHOU, UNIVERSITEIT
More informationChapter 10 Feedback. PART C: Stability and Compensation
1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits
More informationHomework Assignment 11
Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors
More informationNATIONAL SENIOR CERTIFICATE/ NASIONALE SENIOR SERTIFIKAAT GRADE/GRAAD 12 SEPTEMBER 2018 MATHEMATICS P1/WISKUNDE V1 MARKING GUIDELINE/NASIENRIGLYN
NATIONAL SENIOR CERTIFICATE/ NASIONALE SENIOR SERTIFIKAAT GRADE/GRAAD 1 SEPTEMBER 018 MATHEMATICS P1/WISKUNDE V1 MARKING GUIDELINE/NASIENRIGLYN MARKS/PUNTE: 150 This marking guideline consists of 1 pages./
More informationVAN / SURNAME: VOORNAME / FIRST NAMES: STUDENTENOMMER / STUDENT NUMBER: HANDTEKENING / SIGNATURE: SEL NR / CELL NO:
UNIVERSITEIT VAN PRETORIA / UNIVERSITY OF PRETORIA FAKULTEIT NATUUR- EN LANDBOUWETENSKAPPE / FACULTY OF NATURAL AND AGRICULTURAL SCIENCES DEPARTEMENT WISKUNDE EN TOEGEPASTE WISKUNDE / DEPARTMENT OF MATHEMATICS
More informationDEPARTEMENT SIVIELE EN BIOSISTEEM-INGENIEURSWESE DEPARTMENT OF CIVIL AND BIOSYSTEMS ENGINEERING MEGANIKA SWK 122 EKSAMEN MECHANICS SWK 122 EXAMINATION
UNIVERSITEIT VAN PRETORIA UNIVERSITY OF PRETORIA Kopiereg voorbehou / Copyright reserved DEPARTEMENT SIVIELE EN BIOSISTEEM-INGENIEURSWESE DEPARTMENT OF CIVIL AND BIOSYSTEMS ENGINEERING MEGANIKA SWK 122
More informationECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120
ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of
More informationMicroelectronic Circuit Design 4th Edition Errata - Updated 4/4/14
Chapter Text # Inside back cover: Triode region equation should not be squared! i D = K n v GS "V TN " v & DS % ( v DS $ 2 ' Page 49, first exercise, second answer: -1.35 x 10 6 cm/s Page 58, last exercise,
More informationL4970A 10A SWITCHING REGULATOR
L4970A 10A SWITCHING REGULATOR 10A OUTPUT CURRENT.1 TO 40 OUTPUT OLTAGE RANGE 0 TO 90 DUTY CYCLE RANGE INTERNAL FEED-FORWARD LINE REGULA- TION INTERNAL CURRENT LIMITING PRECISE.1 ± 2 ON CHIP REFERENCE
More informationEE100Su08 Lecture #9 (July 16 th 2008)
EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart
More informationESE319 Introduction to Microelectronics. Output Stages
Output Stages Power amplifier classification Class A amplifier circuits Class A Power conversion efficiency Class B amplifier circuits Class B Power conversion efficiency Class AB amplifier circuits Class
More informationBiasing the CE Amplifier
Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th
More informationID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom
ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.
More informationExamination paper for TFY4185 Measurement Technique/ Måleteknikk
Page 1 of 14 Department of Physics Examination paper for TFY4185 Measurement Technique/ Måleteknikk Academic contact during examination: Patrick Espy Phone: +47 41 38 65 78 Examination date: 15 August
More informationECE3050 Assignment 7
ECE3050 Assignment 7. Sketch and label the Bode magnitude and phase plots for the transfer functions given. Use loglog scales for the magnitude plots and linear-log scales for the phase plots. On the magnitude
More informationDepartment of Mathematics and Applied Mathematics Departement Wiskunde en Toegepaste Wiskunde
Department of Mathematics and Applied Mathematics Departement Wiskunde en Toegepaste Wiskunde GRADES 10 AND 11 GRADE 10 EN 11 31 July 5 Aug 2017 31 July 5 Aug 2017 TIME: 2 HOURS TYD: 2 URE 2012 OUTEURSREG
More informationEE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design
EE 435 Lecture 6 Compensation Systematic Two-Stage Op Amp Design Review from last lecture Review of Basic Concepts Pole Locations and Stability Theorem: A system is stable iff all closed-loop poles lie
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam
More informationI. Frequency Response of Voltage Amplifiers
I. Frequency Response of Voltage Amplifiers A. Common-Emitter Amplifier: V i SUP i OUT R S V BIAS R L v OUT V Operating Point analysis: 0, R s 0, r o --->, r oc --->, R L ---> Find V BIAS such that I C
More informationCHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE
CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE To understand Decibels, log scale, general frequency considerations of an amplifier. low frequency analysis - Bode plot low frequency response BJT amplifier Miller
More informationAnalysis and Design of Analog Integrated Circuits Lecture 12. Feedback
Analysis and Design of Analog Integrated Circuits Lecture 12 Feedback Michael H. Perrott March 11, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Open Loop Versus Closed Loop Amplifier
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationESE319 Introduction to Microelectronics Bode Plot Review High Frequency BJT Model
Bode Plot Review High Frequency BJT Model 1 Logarithmic Frequency Response Plots (Bode Plots) Generic form of frequency response rational polynomial, where we substitute jω for s: H s=k sm a m 1 s m 1
More informationECE 201 Fall 2009 Final Exam
ECE 01 Fall 009 Final Exam December 16, 009 Division 0101: Tan (11:30am) Division 001: Clark (7:30 am) Division 0301: Elliott (1:30 pm) Instructions 1. DO NOT START UNTIL TOLD TO DO SO.. Write your Name,
More informationENGG Fundamentals of Electrical Circuits and Machines Winter 2017 Final Examination
Last Name: Lecture Section: First Name: ID#: ENGG 225 - Fundamentals of Electrical Circuits and Machines Winter 2017 Final Examination Tuesday, April 18, 2017 Time: 8:00-11:00 AM Gold Gymnasium (L01, L02)
More informationUniversiteit Stellenbosch / Stellenbosch University Toegepaste Wiskunde / Applied Mathematics B252 Assessering 1 / Assessment 1:
Universiteit Stellenbosch / Stellenbosch University Toegepaste Wiskunde / Applied Mathematics B252 Assessering 1 / Assessment 1: 2017-09-01 STUDENTENOMMER / STUDENT NUMBER NEEM KENNIS VAN DIE INLIGTING
More informationNATIONAL SENIOR CERTIFICATE NASIONALE SENIOR SERTIFIKAAT GRADE/GRAAD 12 JUNE/JUNIE 2018 MATHEMATICS P1/WISKUNDE V1 MARKING GUIDELINE/NASIENRIGLYN
NATIONAL SENIOR CERTIFICATE NASIONALE SENIOR SERTIFIKAAT GRADE/GRAAD JUNE/JUNIE 08 MATHEMATICS P/WISKUNDE V MARKING GUIDELINE/NASIENRIGLYN MARKS/PUNTE: 50 This marking guideline consists of 5 pages./ Hierdie
More informationEE 321 Analog Electronics, Fall 2013 Homework #8 solution
EE 321 Analog Electronics, Fall 2013 Homework #8 solution 5.110. The following table summarizes some of the basic attributes of a number of BJTs of different types, operating as amplifiers under various
More informationHomework 6 Solutions and Rubric
Homework 6 Solutions and Rubric EE 140/40A 1. K-W Tube Amplifier b) Load Resistor e) Common-cathode a) Input Diff Pair f) Cathode-Follower h) Positive Feedback c) Tail Resistor g) Cc d) Av,cm = 1/ Figure
More informationCHAPTER.4: Transistor at low frequencies
CHAPTER.4: Transistor at low frequencies Introduction Amplification in the AC domain BJT transistor modeling The re Transistor Model The Hybrid equivalent Model Introduction There are three models commonly
More informationLECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )
Lecture 30 Compensation of Op AmpsII (/26/04) Page 30 LECTURE 30 COMPENSATION OF OP AMPSII (READING: GHLM 638652, AH 260269) INTRODUCTION The objective of this presentation is to continue the ideas of
More informationNATIONAL SENIOR CERTIFICATE GRADE 10 GRAAD 10
NATIONAL SENIOR CERTIFICATE GRADE 0 GRAAD 0 MATHEMATICS AER WISKUNDE VRAESTEL MEMORADUM NOVEMBER 07 MARKS/UNTE: 00 This memorandum consists of 9 pages/hierdie memo bestaan uit 9 bladsye NOTE: If candidate
More information