Electronics II. Final Examination


 Shavonne Fowler
 2 years ago
 Views:
Transcription
1 f3fs_elct7.fm  The University of Toledo EECS:3400 Electronics I Section Student Name Electronics II Final Examination Problems Points Total 40 Was the exam fair? yes no
2 Analog Electronics f3fs_elct7.fm  Problem points Equation () specifies the expression of amplification transfer function of a given feedback amplifier. A f (s) = K f (s + )(s + 0 ) K f = 4π 0 [rad/s] = π 0 3 rad/s () For the given amplification transfer function of equation (), demonstrate an ability to:. determine the midband gain A Of in db,. determine the values of the lower and upper angular cutoff frequencies, L and H, of the magnitude A f () of A f (s), 3. determine the bandwidth of the amplifier whose amplification transfer function is given by (). 4. Prepare an asymptotic Bode plot of the magnitude A f (). Hint # For full credit, give answers to all questions, prepare all required circuit diagrams and all equations in the space reserved for them; include all symbolic and numerical expressions whose evaluation produces shown numerical results. Solution An explicit demonstration of understanding the following solution steps is expected.. Determine the numerical values of zeros and poles of the amplification transfer function given as equation (). Show your work and the results in the space reserved for equation (). p =  = π 0 3 rad/s p =  = 0 = 0 π 0 3 = π 0 5 rad/s (). Determine the value of the magnitude of amplifier s midband gain, A OF, in db. Show the necessary calculations in the space reserved for equation (3). K f K A f (s) = = f (s + )(s + ) s s = (+ )(+ ) K f A Of = = A Of = A Of = 0 4 = 0 44π 0 π 0 3 π 0 5 = 0 4 A Of [db] = 0lg A of = 0 lg0 4 = 0 4 = 80 db A Of (+ s s )(+ ) (3).3 Prepare the expression of the amplification/gain A f (s) when s=j, and following this, prepare the 8//4
3 Analog Electronics f3fs_elct7.fm  3 expression for the magnitudes A f (j) and A f () = A f (j). Show the necessary calculations in the space reserved for equation (4). A f (s) = A s=j f (j) = (+ j ) A O (+ j ) (4) A f () = A f (j) = + ( ) A O + ( ).4 Prepare the expression for calculating the db value of the magnitude A f () of the given transfer function (). Show the necessary calculations in the space reserved for equation (5). A f () [db] = 0lgA f () = 0lgA Of 0lg + ( 0lg.5 Based on the determined values of poles of A f (s), and the expressions (4) and/or (5), determine ) (5) lower and upper angular cutoff frequencies, L and H, of the magnitude A f () of the given transfer function (). Show the necessary calculations in the space reserved for equation (6). + ( ) L = 0 rad/s H = = π 0 3 rad/s (6).6 Prepare the expression and calculate the bandwidth of the feedback amplifier whose transfer function is given in (). Show in the space reserved for equation (7), the necessary calculations for expressing the bandwidth in the Hz frequency unit. BW = f = H  L π = π π = 0 3 Hz (7) 8//4
4 Analog Electronics f3fs_elct7.fm Using the prepared expression (5), prepare the asymptotic Bode Plot of the amplitude characteristic A f () of the given transfer function (). Show the prepared Bode plot in the space reserved for Figure.. A f ()[db] 80 H lg Figure. Asymptotic Bode Plot of the magnitude Af() of the given transfer function A f (s). 8//4
5 Analog Electronics f3fs_elct7.fm  5 Problem 3 points Given is the electric circuit model of a MOSFET differential amplifier shown in Figure.(a). R D I D M I S v d v d I S M +V DD R D ID +  v I v I  + R D =40kΩ I SS =400µA k n =400µA/V V TN =V V DD =5V V SS =5V λ = 0.0V  R D I D M I S v d v d I S M +V DD R D ID +  0V 0V  + I SS I SS +V SS +V SS (a) Figure. A MOSFET differential amplifier circuit model. (a) The circuit model with connected signal sources. (b) equivalent DC circuit model. for determining the quiescent operating points of the transistors in the circuit of Figure.(a). (b) For the given amplifier s circuit model of Figure.(a), demonstrate an ability to determine:. operating point of the matched transistors in the circuit of a differential amplifier,. small signal model of the MOSFETs, and the MOSFET small signal model s parameters. Hint # For full credit, give answers to all questions, prepare all required circuit diagrams and all equations in the space reserved for them; include all symbolic and numerical expressions whose evaluation produces shown numerical results. Solution An explicit demonstration of understanding the following solution steps is expected.. In the space reserved for Figure.(b), prepare the DC equivalent circuit model for determining the quiescent operating points of the transistors in the circuit of Figure.(a).. Calculate the drain current values of the transistors in the amplifier s circuit model of Figure.(b). Show your calculation in the space reserved for equation (). I SS = (I S + I S ) I S = I S } I S = I S = I SS () I D =I D = I S I SS = = 04 A 8//4
6 Analog Electronics f3fs_elct7.fm Calculate the indicated gatetosource voltage, V GS, of the transistors in the amplifier s circuit model of Figure.. Show your calculation in the space reserved for equation (). V GS = V TN + I D k n = = V ().4 Calculate the common value of the draintosource voltages, V DS and V DS, of the transistors in the amplifier s circuit model of Figure.. Show your calculation in the space reserved for equation (3). V DS = R D I D +V DD + 0V + V GS = = 9V (3).5 In the space reserved for Figure., show the small signal circuit model of the nchannel unipolar transistor. G D v gs g m v gs S r o Figure. Small signal electric circuit model of the unipolar transistor..6 Using the given circuit element parameter values, determine the value of the small signal transconductance, g m, of the transistors in the given amplifier circuit. Show your calculation in the space reserved for equation (4). I D g m = = V GS V TN = = 400 µa/v (4).7 Using the given circuit element parameter values, determine the value of the small signal output resistance, r o, of the transistors in the given amplifier circuit. Show your calculation in the space reserved for equation (5). r o = V DS + I D λ = 04 = = 545kΩ (5) 8//4
7 Analog Electronics f3fs_elct7.fm  7 Problem 3 5 points Given is a feedback amplifier circuit model of Figure 3.. V i Σ V A fw V o V 4 β A f (j) = V o V i A = fw  Afw β Figure 3. An operational circuit voltage amplifier model. It is necessary to design a physical feedback amplifier which will satisfy the following criteria: (a) its DC gain A of ought to have the value of A of = 0dB, (b) its phase margin should have the value PM=45 o, (c) its reverse amplification module should have a frequencyindependent transfer function β, (d) it ought to be built using the, currently under design, forward gain amplifier whose voltage amplification transfer function A fw (j) is given by equation (3). A fw (j) = ( A ofw = j ) j j j 0 4 (+ 0 8 ) (+ p ) (+ p3 ) (3) For the given feedback amplifier s circuit model of Figure 3., demonstrate an ability to determine:. a frequencyindependent value of the reverse gain amplification β,. a suggested way of compensation of the given forward gain amplifier s transfer function of equation (3 ) so that the feedback amplifier s criteria can be satisfied. Hint # For full credit, give answers to all questions, prepare all required circuit diagrams and all equations in the space reserved for them; include all symbolic and numerical expressions whose evaluation produces shown results. Solution An explicit demonstration of understanding the following solution steps is expected. 3. In the space reserved for equation(s) (3), prepare the values of forward gain amplifier s parameters:  magnitude of the DC amplification A ofw in db,  dominant pole s frequency p,  other poles frequencies p3. A ofw = A fw (0) = 0 db p = 0 Krad/s p3 = 00 Mrad/s 8//4 (3)
8 8//4 3. Prepare the asymptotic Bode plots of the forward gainamplifier s amplitude and phase characteristics. Show the prepared characteristics in the space reserved for Figure A fw ()[db] T o =70db K 0K 00K M 0M 00M G K 0K 00K M 0M 00M G lg θ fw ()[ o ] A fw ( u )=A f ( u )=50db>0dB (a) A ofw = A of + T o PM=45 o u 80 lg A fw ()[db] nd =0.rad/s A of =0dB GM=40dB A fw  unaltered A fw  altered K 0K 00K M 0M 00M G θ fw (),θ f ()[ o ] u = p PM=45 o 3 80 = p+decade Figure 3. Asymptotic Bode plots of the amplitude an phase characteristics. (a)forward gain amplifier. (b)forward gain amplifier (blue) and feedback amplifier of Figure (3) (red). (b) lg Notes on Analog Electronics f3fs_elct7.fm  8
9 Analog Electronics f3fs_elct7.fm Calculate the frequencyindependent value of the reverse gain amplification β. Show your calculation in the space reserved for equation (33). β = 0. β Aof = 0 (33) 3.4 Determine the degree value of θ T ( u ), (which is the loopgain s phase shift θ T at the unity gain frequency u ) that will satisfy the phase margin requirement. Show your calculation in the space reserved for equation (34). θ T ( u ) = PM  80 o = 45 o  80 o =  35 o (34) 3.5 Determine the degree value of θ f ( u ), (which is the feedback amplifier s phase shift θ f at the unity gain frequency u ) that will satisfy the phase margin requirement. Show your calculation in the space reserved for equation (35). Since the reverse amplification module has a frequencyindependent transfer function β, the phase characteristics of all three transfer functions: θ fw ( u ), θ f ( u ), and θ T ( u ) must be identical. θ f ( u ) = θ T ( u ) =  35 o (35) 3.6 In the Bode plot of the phase characteristic in Figure 3.(a), show the way to graphicaly determine the unity loopgain frequency u. Show the determined value of u in the space reserved for equation (36) u = 45 Mrad/s (36) 3.7 Using the determined value of u, and the asymptotic Body plot of amplitude characteristic A fw ()[db], determine graphically the db values of A fw ( u )=A f ( u ). Show in Figure 3.(a) the details of the applied graphical process, and show the determined values in the space reserved for equation (37). A fw ( u ) = 50 db A f ( u ) = 50 db (37) 3.8 Compare the determined value of A f ( u )=A f (0)=A of with the value specified for A of by criterion (a), and for full credit, mark your answers yes, no, or not applicable for all given choices. yes no not applicable x A f ( u ) > A of x A f ( u ) = A of, x A f ( u ) < A of. 8//4
10 Analog Electronics f3fs_elct7.fm When in part 3.8 a determination has been made that A f ( u )> A of, use the compensation method that adds a new dominant pole to the voltage amplification transfer function A fw (j) of the forwardgain amplifier, in order to adjust the feedback amplifier s DC amplification to the required value of 0 db, while maintaining the required phase margin of 45 o. Show in Figure 3.(b), the details of the graphical construction method that determins the location of the new dominant pole nd. Hint # In Figure 3.(b):  use dashedlines in bluepencil to draw the amplitude and phase characteristics of the forwardgain amplifier when it has the new dominant pole added to its transfer function;  use a redpencil to draw the amplitude and phase characteristics of the feedback amplifier when it uses the forwardgain amplifier that has the new dominant pole added to its transfer function. 3.0 Determine from Figure 3.(b), the location of the new dominant pole nd, and write the determined frequency in the space reserved for equation (38) nd = 0. rad/s (38) 8//4
Electronics II. Final Examination
The University of Toledo f6fs_elct7.fm  Electronics II Final Examination Problems Points. 5. 0 3. 5 Total 40 Was the exam fair? yes no The University of Toledo f6fs_elct7.fm  Problem 5 points Given is
More informationElectronics II. Midterm II
The University of Toledo f4ms_elct7.fm  Section Electronics II Midterm II Problems Points. 7. 7 3. 6 Total 0 Was the exam fair? yes no The University of Toledo f4ms_elct7.fm  Problem 7 points Given in
More informationElectronics II. Midterm II
The University of Toledo su7ms_elct7.fm  Electronics II Midterm II Problems Points. 7. 7 3. 6 Total 0 Was the exam fair? yes no The University of Toledo su7ms_elct7.fm  Problem 7 points Equation ()
More informationElectronics II. Midterm #2
The University of Toledo EECS:3400 Electronics I Section sums_elct7.fm  StudentName Electronics II Midterm # Problems Points. 8. 3. 7 Total 0 Was the exam fair? yes no The University of Toledo sums_elct7.fm
More informationElectronics II. Midterm #2
The University of Toledo EECS:3400 Electronics I su4ms_elct7.fm Section Electronics II Midterm # Problems Points. 8. 7 3. 5 Total 0 Was the exam fair? yes no The University of Toledo su4ms_elct7.fm Problem
More informationElectronics II. Midterm #1
The University of Toledo EECS:3400 Electronics I su3ms_elct7.fm Section Electronics II Midterm # Problems Points. 5. 6 3. 9 Total 0 Was the exam fair? yes no The University of Toledo su3ms_elct7.fm Problem
More informationElectronics II. Final Examination
The University of Toledo f17fs_elct27.fm 1 Electronics II Final Examination Problems Points 1. 11 2. 14 3. 15 Total 40 Was the exam fair? yes no The University of Toledo f17fs_elct27.fm 2 Problem 1 11
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) OPEN BOOK Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationFinal Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.
Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the opamp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date  Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer  D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationBiasing the CE Amplifier
Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC baseemitter voltage (note: normally plot vs. base current, so we must return to EbersMoll): I C I S e V BE V th I S e V th
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationHomework Assignment 09
Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More information55:041 Electronic Circuits The University of Iowa Fall Exam 2
Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.
More informationECE342 Test 3: Nov 30, :008:00, Closed Book. Name : Solution
ECE342 Test 3: Nov 30, 2010 6:008:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown
More informationElectric Circuits I Final Examination
EECS:300 Electric Circuits I ffs_elci.fm  Electric Circuits I Final Examination Problems Points. 4. 3. Total 38 Was the exam fair? yes no //3 EECS:300 Electric Circuits I ffs_elci.fm  Problem 4 points
More informationECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION  SOLUTIONS (Average score = 78/100) R 2 = R 1 =
ECE 3050A, Spring 2004 Page Problem (20 points This problem must be attempted) The simplified schematic of a feedback amplifier is shown. Assume that all transistors are matched and g m ma/v and r ds.
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam
More informationAnalysis and Design of Analog Integrated Circuits Lecture 12. Feedback
Analysis and Design of Analog Integrated Circuits Lecture 12 Feedback Michael H. Perrott March 11, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Open Loop Versus Closed Loop Amplifier
More informationChapter 10 Feedback. PART C: Stability and Compensation
1 Chapter 10 Feedback PART C: Stability and Compensation Example: Noninverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits
More informationCE/CS Amplifier Response at High Frequencies
.. CE/CS Amplifier Response at High Frequencies INEL 4202  Manuel Toledo August 20, 2012 INEL 4202  Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3
More informationEECS 105: FALL 06 FINAL
University of California College of Engineering Department of Electrical Engineering and Computer Sciences Jan M. Rabaey TuTh 23:30 Wednesday December 13, 12:303:30pm EECS 105: FALL 06 FINAL NAME Last
More informationChapter 6 Frequency response of circuits. Stability
Chapter 6 Frequency response of circuits. Stability 6.. The frequency response of elementary functions 6... The frequency bandwidth 6... The frequency bandwidth /A/(dB ) A 0 3dB min max 6... The frequency
More informationECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 119 in the exam: please make sure all are there.
ECE37B Final Exam There are 5 problems on this exam and you have 3 hours There are pages 9 in the exam: please make sure all are there. Do not open this exam until told to do so Show all work: Credit
More informationECE343 Test 1: Feb 10, :008:00pm, Closed Book. Name : SOLUTION
ECE343 Test : Feb 0, 00 6:008:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More informationHomework 7  Solutions
Homework 7  Solutions Note: This homework is worth a total of 48 points. 1. Compensators (9 points) For a unity feedback system given below, with G(s) = K s(s + 5)(s + 11) do the following: (c) Find the
More information55:041 Electronic Circuits The University of Iowa Fall Final Exam
Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a classb amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered
More informationMICROELECTRONIC CIRCUIT DESIGN Second Edition
MICROELECTRONIC CIRCUIT DESIGN Second Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 10/23/06 Chapter 1 1.3 1.52 years, 5.06 years 1.5 2.00 years, 6.65 years 1.8 113
More informationHomework 6 Solutions and Rubric
Homework 6 Solutions and Rubric EE 140/40A 1. KW Tube Amplifier b) Load Resistor e) Commoncathode a) Input Diff Pair f) CathodeFollower h) Positive Feedback c) Tail Resistor g) Cc d) Av,cm = 1/ Figure
More informationStudio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.
Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232242 Twostage opamp Analysis Strategy Recognize
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 WideSwing Current Mirrors I bias I V I in out out = I in V W L bias 
More informationECE343 Test 2: Mar 21, :008:00, Closed Book. Name : SOLUTION
ECE343 Test 2: Mar 21, 2012 6:008:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationElectric Circuits I FINAL EXAMINATION
EECS:300, Electric Circuits I s6fs_elci7.fm  Electric Circuits I FINAL EXAMINATION Problems Points.. 3. 0 Total 34 Was the exam fair? yes no 5//6 EECS:300, Electric Circuits I s6fs_elci7.fm  Problem
More informationID # NAME. EE255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom
ID # NAME EE255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.
More informationLecture 13 MOSFET as an amplifier with an introduction to MOSFET smallsignal model and smallsignal schematics. Lena Peterson
Lecture 13 MOSFET as an amplifier with an introduction to MOSFET smallsignal model and smallsignal schematics Lena Peterson 20151013 Outline (1) Why is the CMOS inverter gain not infinite? Largesignal
More informationChapter 4 FieldEffect Transistors
Chapter 4 FieldEffect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 41 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationCircle the one best answer for each question. Five points per question.
ID # NAME EE255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions
More informationELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 LeadLag Compensation Techniques
CAIRO UNIVERSITY FACULTY OF ENGINEERING ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 00/0 CONTROL ENGINEERING SHEET 5 LeadLag Compensation Techniques [] For the following system, Design a compensator such
More informationECE137B Final Exam. Wednesday 6/8/2016, 7:3010:30PM.
ECE137B Final Exam Wednesday 6/8/2016, 7:3010:30PM. There are7 problems on this exam and you have 3 hours There are pages 132 in the exam: please make sure all are there. Do not open this exam until
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationECE 546 Lecture 11 MOS Amplifiers
ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase
More informationESE319 Introduction to Microelectronics. Feedback Basics
Feedback Basics Stability Feedback concept Feedback in emitter follower Onepole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability
More informationElectric Circuits I Final Examination
The University of Toledo s8fs_elci7.fm  EECS:300 Electric Circuits I Electric Circuits I Final Examination Problems Points.. 3. Total 34 Was the exam fair? yes no The University of Toledo s8fs_elci7.fm
More informationLecture 37: Frequency response. Context
EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in
More informationChapter7. FET Biasing
Chapter7. J configurations Fixed biasing Self biasing & Common Gate Voltage divider MOS configurations Depletiontype Enhancementtype JFET: Fixed Biasing Example 7.1: As shown in the figure, it is the
More informationDigital Logic Design. Midterm #2
EECS: igital Logic esign r. nthony. Johnson s7m2s_dild7.fm  igital Logic esign Midterm #2 Problems Points. 5 2. 4 3. 6 Total 5 Was the exam fair? yes no EECS: igital Logic esign r. nthony. Johnson s7m2s_dild7.fm
More informationR a) Compare open loop and closed loop control systems. b) Clearly bring out, from basics, Forcecurrent and ForceVoltage analogies.
SET  1 II B. Tech II Semester Supplementary Examinations Dec 01 1. a) Compare open loop and closed loop control systems. b) Clearly bring out, from basics, Forcecurrent and ForceVoltage analogies..
More informationECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120
ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of
More informationAssignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.
Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT3 Department of Electrical and Computer Engineering Winter 2012 1. A commonemitter amplifier that can be represented by the following equivalent circuit,
More informationSystems Analysis and Control
Systems Analysis and Control Matthew M. Peet Arizona State University Lecture 24: Compensation in the Frequency Domain Overview In this Lecture, you will learn: Lead Compensators Performance Specs Altering
More informationExercises for lectures 13 Design using frequency methods
Exercises for lectures 13 Design using frequency methods Michael Šebek Automatic control 2016 31317 Setting of the closed loop bandwidth At the transition frequency in the open loop is (from definition)
More informationMicroelectronic Circuit Design 4th Edition Errata  Updated 4/4/14
Chapter Text # Inside back cover: Triode region equation should not be squared! i D = K n v GS "V TN " v & DS % ( v DS $ 2 ' Page 49, first exercise, second answer: 1.35 x 10 6 cm/s Page 58, last exercise,
More informationLecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation
Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation Text sec 1.2 pp. 2832; sec 3.2 pp. 128129 Current source Ideal goal Small signal model: Open
More informationECE 523/421  Analog Electronics University of New Mexico Solutions Homework 3
ECE 523/42  Analog Electronics University of New Mexico Solutions Homework 3 Problem 7.90 Show that when ro is taken into account, the voltage gain of the source follower becomes G v v o v sig R L r o
More information(b) A unity feedback system is characterized by the transfer function. Design a suitable compensator to meet the following specifications:
1. (a) The open loop transfer function of a unity feedback control system is given by G(S) = K/S(1+0.1S)(1+S) (i) Determine the value of K so that the resonance peak M r of the system is equal to 1.4.
More informationEE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors
EE 330 Lecture 16 Devices in Semiconductor Processes MOS Transistors Review from Last Time Model Summary I D I V DS V S I B V BS = 0 0 VS VT W VDS ID = μcox VS VT VDS VS V VDS VS VT L T < W μc ( V V )
More informationDepartment of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions
Electrical Engineering 42/00 Summer 202 Instructor: Tony Dear Department of Electrical Engineering and omputer Sciences University of alifornia, Berkeley Final Exam Solutions. Diodes Have apacitance?!?!
More information(a) Find the transfer function of the amplifier. Ans.: G(s) =
126 INTRDUCTIN T CNTR ENGINEERING 10( s 1) (a) Find the transfer function of the amplifier. Ans.: (. 02s 1)(. 001s 1) (b) Find the expected percent overshoot for a step input for the closedloop system
More informationMonolithic NChannel JFET Dual
N9 Monolithic NChannel JFET Dual V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS V GS Max (mv). to. Monolithic Design High Slew Rate Low Offset/Drift Voltage Low Gate Leakage: pa Low Noise:
More information2N5545/46/47/JANTX/JANTXV
N//7/JANTX/JANTXV Monolithic NChannel JFET Duals Product Summary Part Number V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS V GS Max (mv) N. to.. N. to.. N7. to.. Features Benefits Applications
More informationLectures on STABILITY
University of California Berkeley College of Engineering Department of Electrical Engineering and Computer Science νin ( ) Effect of Feedback on Frequency Response a SB Robert W. Brodersen EECS40 Analog
More informationECE 6412, Spring Final Exam Page 1
ECE 64, Spring 005 Final Exam Page FINAL EXAMINATION SOLUTIONS (Average score = 89/00) Problem (0 points This problem is required) A comparator consists of an amplifier cascaded with a latch as shown below.
More informationChapter 13 SmallSignal Modeling and Linear Amplification
Chapter 13 SmallSignal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 131 Chapter Goals Understanding of concepts related to: Transistors
More informationECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2
Question 1 Question 20 carry one mark each. 1. The order of the differential equation + + = is (A) 1 (B) 2 (C) 3 (D) 4 2. The Fourier series of a real periodic function has only P. Cosine terms if it is
More informationLecture 28 FieldEffect Transistors
Lecture 8 FieldEffect Transistors FieldEffect Transistors 1. Understand MOSFET operation.. Analyze basic FET amplifiers using the loadline technique. 3. Analyze bias circuits. 4. Use smallsignal equialent
More informationEECS C128/ ME C134 Final Thu. May 14, pm. Closed book. One page, 2 sides of formula sheets. No calculators.
Name: SID: EECS C28/ ME C34 Final Thu. May 4, 25 58 pm Closed book. One page, 2 sides of formula sheets. No calculators. There are 8 problems worth points total. Problem Points Score 4 2 4 3 6 4 8 5 3
More informationFEEDBACK AND STABILITY
FEEDBCK ND STBILITY THE NEGTIVEFEEDBCK LOOP x IN X OUT x S + x IN x OUT Σ Signal source _ β Open loop Closed loop x F Feedback network Output x S input signal x OUT x IN x F feedback signal x IN x S x
More informationECE 255, Frequency Response
ECE 255, Frequency Response 19 April 2018 1 Introduction In this lecture, we address the frequency response of amplifiers. This was touched upon briefly in our previous lecture in Section 7.5 of the textbook.
More informationElectronics I. Midterm 2
The University of Toledo Section s5m2s_elct7.fm  S:3400 lectronics I r. nthony. Johnson lectronics I Midterm 2 Problems Points. 4 2. 5 3. 6 Total 5 Was the exam fair? yes no The University of Toledo s5m2s_elct7.fm
More informationECE 486 Control Systems
ECE 486 Control Systems Spring 208 Midterm #2 Information Issued: April 5, 208 Updated: April 8, 208 ˆ This document is an info sheet about the second exam of ECE 486, Spring 208. ˆ Please read the following
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OPAMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OPAMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 Email: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OPAMP It consists of two stages: First
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, DITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationBipolar Junction Transistor (BJT)  Introduction
Bipolar Junction Transistor (BJT)  Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification
More informationVoltage AmpliÞer Frequency Response
Voltage AmpliÞer Frequency Response Chapter 9 multistage voltage ampliþer 5 V M 7B M 7 M 5 R 35 kω M 6B M 6 Q 4 100 µa X M 3 Q B Q v OUT V s M 1 M 8 M9 V BIAS M 10 Approaches: 1. brute force OCTC  do
More informationTransient response via gain adjustment. Consider a unity feedback system, where G(s) = 2. The closed loop transfer function is. s 2 + 2ζωs + ω 2 n
Design via frequency response Transient response via gain adjustment Consider a unity feedback system, where G(s) = ωn 2. The closed loop transfer function is s(s+2ζω n ) T(s) = ω 2 n s 2 + 2ζωs + ω 2
More informationLecture 11: JFET and MOSFET
ENE 311 Lecture 11: JFET and MOSFET FETs vs. BJTs Similarities: Amplifiers Switching devices Impedance matching circuits Differences: FETs are voltage controlled devices. BJTs are current controlled devices.
More informationMAS107 Control Theory Exam Solutions 2008
MAS07 CONTROL THEORY. HOVLAND: EXAM SOLUTION 2008 MAS07 Control Theory Exam Solutions 2008 Geir Hovland, Mechatronics Group, Grimstad, Norway June 30, 2008 C. Repeat question B, but plot the phase curve
More informationElectric Circuits I. Midterm #1 Examination
EECS:2300, Electric Circuits I s8ms_elci7.fm  Electric Circuits I Midterm # Examination Problems Points. 4 2. 6 3. 5 Total 5 Was the exam fair? yes no EECS:2300, Electric Circuits I s8ms_elci7.fm  2
More informationQuantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.
Quantitative MOSFET Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current. V DS _ n source polysilicon gate y = y * 0 x metal interconnect to
More informationEE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE05 Fall 205 Microelectronic Devices and Circuits Frequency Response Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Amplifier Frequency Response: Lower and Upper Cutoff Frequency Midband
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I curve (SquareLaw Model)
More informationEE105 Fall 2014 Microelectronic Devices and Circuits
EE05 Fall 204 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of BJT Amplifiers Emitter (CE) Collector (CC) Base (CB)
More informationEE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits
EE 330 Lecture 22 Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00
More informationEE 330 Lecture 16. MOS Device Modeling pchannel nchannel comparisons Model consistency and relationships CMOS Process Flow
EE 330 Lecture 16 MOS Device Modeling pchannel nchannel comparisons Model consistency and relationships CMOS Process Flow Review from Last Time Operation Regions by Applications Id I D 300 250 200 150
More information(Refer Slide Time: 1:49)
Analog Electronic Circuits Professor S. C. Dutta Roy Department of Electrical Engineering Indian Institute of Technology Delhi Lecture no 14 Module no 01 Midband analysis of FET Amplifiers (Refer Slide
More informationRefinements to Incremental Transistor Model
Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for nonideal transistor behavior Incremental output port resistance Incremental changes
More informationCHAPTER 7 : BODE PLOTS AND GAIN ADJUSTMENTS COMPENSATION
CHAPTER 7 : BODE PLOTS AND GAIN ADJUSTMENTS COMPENSATION Objectives Students should be able to: Draw the bode plots for first order and second order system. Determine the stability through the bode plots.
More informationV in (min) and V in (min) = (V OH V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs
ECE 642, Spring 2003  Final Exam Page FINAL EXAMINATION (ALLEN)  SOLUTION (Average Score = 9/20) Problem  (20 points  This problem is required) An openloop comparator has a gain of 0 4, a dominant
More informationElectric Circuits I. Midterm #1
The University of Toledo Section number s5ms_elci7.fm  Electric Circuits I Midterm # Problems Points. 3 2. 7 3. 5 Total 5 Was the exam fair? yes no The University of Toledo Section number s5ms_elci7.fm
More informationUniversity of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits. Final Exam 10Dec08 SOLUTIONS
University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits Final Exam 10Dec08 SOLUTIONS This exam is a closed book exam. Students are allowed to use a
More informationSwitchedCapacitor Circuits David Johns and Ken Martin University of Toronto
SwitchedCapacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationFrequency Response Prof. Ali M. Niknejad Prof. Rikky Muller
EECS 105 Spring 2017, Module 4 Frequency Response Prof. Ali M. Niknejad Department of EECS Announcements l HW9 due on Friday 2 Review: CD with Current Mirror 3 Review: CD with Current Mirror 4 Review:
More informationFeedback design for the Buck Converter
Feedback design for the Buck Converter Portland State University Department of Electrical and Computer Engineering Portland, Oregon, USA December 30, 2009 Abstract In this paper we explore two compensation
More informationECE3050 Assignment 7
ECE3050 Assignment 7. Sketch and label the Bode magnitude and phase plots for the transfer functions given. Use loglog scales for the magnitude plots and linearlog scales for the phase plots. On the magnitude
More informationChapter 6: FieldEffect Transistors
Chapter 6: FieldEffect Transistors slamic University of Gaza Dr. Talal Skaik FETs vs. BJTs Similarities: Amplifiers Switching devices mpedance matching circuits Differences: FETs are voltage controlled
More informationR10 JNTUWORLD B 1 M 1 K 2 M 2. f(t) Figure 1
Code No: R06 R0 SET  II B. Tech II Semester Regular Examinations April/May 03 CONTROL SYSTEMS (Com. to EEE, ECE, EIE, ECC, AE) Time: 3 hours Max. Marks: 75 Answer any FIVE Questions All Questions carry
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationAt point G V = = = = = = RB B B. IN RB f
Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F
More informationGEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering
NAME: GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering ECE 4430 Third Exam Closed Book and Notes Fall 2002 November 27, 2002 General Instructions: 1. Write on one side of the
More information