Carbon Nanotubes for Interconnect Applications Franz Kreupl, Andrew P. Graham, Maik Liebau, Georg S. Duesberg, Robert Seidel, Eugen Unger
|
|
- Claude Ross
- 5 years ago
- Views:
Transcription
1 Carbon Nanotubes for Interconnect Applications Franz Kreupl, Andrew P. Graham, Maik Liebau, Georg S. Duesberg, Robert Seidel, Eugen Unger Infineon Technologies Corporate Research Munich, Germany
2 Outline of Presentation What are carbon nanotubes (CNTs) Applications as devices & interconnects Short channel & power transistor Current density and resistance in CNTs How do nanotubes grow? Focus on integration schemes 20 nm sized nanotube vias Summary Acknowledgments
3 What are carbon nanotubes? Just roll up a graphene sheet and you will get a single-walled carbon nanotube (SWNT) graphene sheet Single-walled Nanotube (SWCNT) Multi-walled Nanotubes (MWCNT)
4 Carbon nanotube fact sheet Diameter: nm Electrical conductivity: metallic or semiconducting ballistic transport mobility ~ cm 2 /Vs (Si ~ 450 cm 2 /Vs) current density > 10 9 A/cm 2 (Cu ~ 10 6 A/cm 2 ) Thermal conductivity ~ 3000 W/Km (Cu ~ 400 W/Km) Thermal, chemical, and mechanical stability excellent
5 Possible Applications of Carbon Nanotubes Transistors outperform silicon Source Gate Drain Catalyst Interconnects: vias & contact holes high current densities low resistance Gate Oxide CNT
6 Short Channel Nanotube Transistor V ds ~ V I on /I off > 10 6 g = 6.75 µs/tube ~ 7900 S/m no ambipolar behavior Seidel et al., Nano Letters (2004) Ids [A] 100µ 10µ 18 nm Channel 1µ 200 mv/dec 100n 10n 1n 100p V ds = -0.4V 10p Vgs [V]
7 Nanotube Power Transistor current [A] 3m 2m 1m 2.4 1V V ds = 1 Volt ~ 300 tubes paralleled gate field [V/nm] Seidel et al., Nano Letters (2004)
8 Interconnect Applications of Carbon Nanotubes Current density [A/cm 2 ] 8.0M local via intermediate 6.0M via (ITRS) 4.0M 2.0M node [nm] high current density size-effect in metals electromigration reliability use carbon nanotubes as interconnects
9 Contact Holes & Vias Made of Carbon Nanotubes Copper voids Copper Single Multi-walled Nanotube Via Array of Multi-walled or Single-walled Nanotubes Via
10 Current density and resistance of nanotubes current densities exceeding 10 9 A/cm 2 are routinely obtained in experiments resistance varies for SWCNT and MWCNT SWCNTs: smallest achievable resistance: 6.5 kohm MWCNTs: smallest achievable resistance varies between kohm (depends on the number of contacted shells)
11 Difference in density of states SWCNT ~1nm MWCNT ~20 nm E Fermi E Fermi MWCNTs are easily doped by charge transfer additional DOS is available lower R not possible for SWCNTs
12 Resistance of Vias filled with CNTs resistance [ Ohm ] 1M SWCNT-Array 100k Cu-wire 700 nm 10k MWCNT 1k diameter [ nm ] 0.7 nm SW-CNT-Array MW-CNT area arrays of SW-CNTs would be the best conductor MW-CNT are better than metals for < 15 nm (doping possible)
13 resistance [Ohm] Resistance of Vias filled with 1 Single-Walled CNTs /µm^ /µm^2 1E6/µm^ via diameter [nm] densities in the order of 1/nm 2 are required growth of SWCNTs with ~ 0.1/nm 2
14 resistance [Ω] Length dependent resistance 100M 10M 1M 100k 10k (SWCNT) measured ballistic limit 1k 100n 1µ 10µ 100µ 1m 10m length [m] 4-6 kω/µm + contact resistance similar values for outer shell of MWCNTs
15 resistivity [Ωcm] Length dependence of resistivity 10-5 W (no size-effect) 10-6 Cu (no size-effect) SWCNT SWCNT exp. ballistic 10n 100n 1µ 10µ 100µ 1m 10m length [m] better than Cu for length > 1µm material parameter has length dependence use SWCNT in high aspect ratio structures CNT: free mean path of 1 µm R 500 nm = R 1000 nm for Cu ~40 nm R 20 nm = R 40 nm
16 Growth of Nanotubes Catalytic Growth by CVD (suitable) catalyst + energy (temperature)+ specific gas Fe, Ni, Co,...etc C CH4, C2H2, CH3CH2OH gas, reactant gas, reactant catalyst nanocluster nanowire nucleation nanowire growth The catalyst support, i.e., the substrate-catalyst interaction is also very important growth stops, if the particle is covered with a layer of amorphous carbon
17 Growth of Nanotubes Ni-catalyst ~ 5nm NATURE VOL JANUARY 2004 Stig Helveg et al.
18 Growth of Nanotubes Ni-catalyst ~ 5nm walls of a MWCNT NATURE VOL JANUARY 2004 Stig Helveg et al. this process needs to happen at the bottom of a via or contact hole
19 Growth of Nanotubes bottom growth tip growth
20 Wafer level growth dense growth at lithographically defined locations
21 How to create a CNT via or contact hole? Via in oxide catalyst SiO 2 Ta/Cu How to bring a fertile catalyst at the bottom of a via? 3 different groups (Infineon, Fujitsu, NASA), 2 approaches
22 Bottom up approach (NASA) carbon fibers grown by plasma-enhanced growth bias voltage creates perpendicular oriented fibers Merkulov et al. APL 80, 2002
23 Bottom up approach (NASA) deposit catalyst first bias voltage creates perpendicular oriented fibers Intermetal dielectric deposition later metal deposition catalyst patterning fiber growth Top Metal deposition CMP TEOS CVD
24 Bottom up approach (NASA) Li et al., APL(82)15,(2003)
25 Bottom up approach (NASA) + catalyst first + successful CNT growth + lithographical definition - carbon fibers (no tubes) low sheet alignment - low density - low precision (tilt fibers) - low overlay accuracy - high resistance ~300 kohm per tube Li et al., APL(82)15,(2003) Meyyappan et al., Plasma Sources Sci. Technol. 12 (2003)
26 Buried catalyst approach (Infineon, Fujitsu) resist via definition by resist oxide catalyst metal
27 Buried catalyst approach resist via etch stop on catalyst oxide problem: etch stop on catalyst catalyst metal
28 Buried catalyst approach resist strip oxide catalyst resist strip metal
29 Buried catalyst approach nanotube nanotube growth Infineon: CVD Fujitsu: PECVD oxide catalyst metal
30 Buried catalyst approach 2µm vias and contact holes (Fujitsu) resistance: 135 kohm per tube Nihei et al., IITC 2004, San Francisco
31 Buried catalyst approach 400 nm vias and contact holes resistance: 10 kohm per tube Kreupl, Microel. Eng. 64, 2002
32 Quality of the tubes number of shells and shell alignment α = 0 α 0 graphitic planes direction of current flow α catalyst catalyst tube axis ρ(α)= ρ a sin 2 (90 - α) + ρ c cos 2 (90 - α) Zhang et al,apl, 2004
33 Quality of the tubes 10 shells α = 18 7 shells α = 0 25 shells α = 0
34 20 nm vias and contact holes ~20 nm nm etch via stop on catalyst particle formation nanotube growth single MWCNT in 20 nm via at lithographically defined location
35 20 nm vias and contact holes a nanotube protrudes from every hole
36 Current [µa] 20 nm vias and contact holes resistance and current densitiy resistance [Ohm] 1M 100k 10k Voltage [V] 1k Annealing [ C] Resistance approx. 8kΩ Current Densities > A/cm 2
37 resistance [kω] nm vias and contact holes statistics for contacts with Pd or Ti top contacts Pd-Contacts v i a n u m b e r resistance [kω] Ti-Contacts v i a n u m b e r resistance is dominated by top and bottom contact & the ability to contact all shells
38 20 nm nanotube via chain reliability test for 2 nanotube via in series resistance [kohm] current density: > 10 7 A/cm time [h] 26 kohm per tube
39 Summary Properties of Carbon Nanotubes Motivation: Interconnects & transistors of the future Short channel transistor & Power transistor length dependence of the resistance & specific resistivity current density and resistance Growth of carbon nanotubes Integration issues Bottom up approach (NASA) Buried catalyst approach ( IFX, Fujitsu) first end-of-the-roadmap sized interconnects made of MWCNTs 20 nm via chain main problem: density of tubes & integration issues
Carbon Nanotubes in Interconnect Applications
Carbon Nanotubes in Interconnect Applications Page 1 What are Carbon Nanotubes? What are they good for? Why are we interested in them? - Interconnects of the future? Comparison of electrical properties
More informationWhat are Carbon Nanotubes? What are they good for? Why are we interested in them?
Growth and Properties of Multiwalled Carbon Nanotubes What are Carbon Nanotubes? What are they good for? Why are we interested in them? - Interconnects of the future? - our vision Where do we stand - our
More informationAre Carbon Nanotubes the Future of VLSI Interconnections? Kaustav Banerjee and Navin Srivastava University of California, Santa Barbara
Are Carbon Nanotubes the Future of VLSI Interconnections? Kaustav Banerjee and Navin Srivastava University of California, Santa Barbara Forms of Carbon Carbon atom can form several distinct types of valence
More informationMetallic: 2n 1. +n 2. =3q Armchair structure always metallic = 2
Properties of CNT d = 2.46 n 2 2 1 + n1n2 + n2 2π Metallic: 2n 1 +n 2 =3q Armchair structure always metallic a) Graphite Valence(π) and Conduction(π*) states touch at six points(fermi points) Carbon Nanotube:
More informationManufacture of Nanostructures for Power Electronics Applications
Manufacture of Nanostructures for Power Electronics Applications Brian Hunt and Jon Lai Etamota Corporation 2672 E. Walnut St. Pasadena, CA 91107 APEC, Palm Springs Feb. 23rd, 2010 1 Background Outline
More informationNanocarbon Interconnects - From 1D to 3D
Nanocarbon Interconnects - From 1D to 3D Cary Y. Yang Santa Clara University Outline Introduction CNT as 1D interconnect structure CNT-graphene as all-carbon 3D interconnect Summary Device Scaling driven
More informationRecap (so far) Low-Dimensional & Boundary Effects
Recap (so far) Ohm s & Fourier s Laws Mobility & Thermal Conductivity Heat Capacity Wiedemann-Franz Relationship Size Effects and Breakdown of Classical Laws 1 Low-Dimensional & Boundary Effects Energy
More informationNanocarbon Technology for Development of Innovative Devices
Nanocarbon Technology for Development of Innovative Devices Shintaro Sato Daiyu Kondo Shinichi Hirose Junichi Yamaguchi Graphene, a one-atom-thick honeycomb lattice made of carbon, and a carbon nanotube,
More informationElectric Field-Dependent Charge-Carrier Velocity in Semiconducting Carbon. Nanotubes. Yung-Fu Chen and M. S. Fuhrer
Electric Field-Dependent Charge-Carrier Velocity in Semiconducting Carbon Nanotubes Yung-Fu Chen and M. S. Fuhrer Department of Physics and Center for Superconductivity Research, University of Maryland,
More informationThe World of Carbon Nanotubes
The World of Carbon Nanotubes Carbon Nanotubes Presentation by Jan Felix Eschermann at JASS05 from March 31st to April 9th, 2005 1 Outline Introduction Physical Properties Manufacturing Techniques Applications
More informationSupplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently,
Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently, suggesting that the results is reproducible. Supplementary Figure
More informationWafer-scale fabrication of graphene
Wafer-scale fabrication of graphene Sten Vollebregt, MSc Delft University of Technology, Delft Institute of Mircosystems and Nanotechnology Delft University of Technology Challenge the future Delft University
More informationCarbon Nanotube Electronics
Carbon Nanotube Electronics Jeorg Appenzeller, Phaedon Avouris, Vincent Derycke, Stefan Heinz, Richard Martel, Marko Radosavljevic, Jerry Tersoff, Shalom Wind H.-S. Philip Wong hspwong@us.ibm.com IBM T.J.
More informationUse of Multi-Walled Carbon Nanotubes for UV radiation detection
Use of Multi-Walled Carbon Nanotubes for UV radiation detection Viviana Carillo 11th Topical Seminar on Innovative Particle and Radiation Detectors (IPRD08) 1-4 October 2008 Siena, Italy A new nanostructured
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationElectrostatic Single-walled Carbon Nanotube (CNT) Field Effect Transistor Device Modeling
Electrostatic Single-walled Carbon Nanotube (CNT) Field Effect Transistor Device Modeling Henok Abebe The Service USC Viterbi School of Engineering Information Sciences Institute Collaborator Ellis Cumberbatch
More informationPerformance Analysis of Multilayer Graphene Nano Ribbon as on chip Interconnect.
Performance Analysis of Multilayer Graphene Nano Ribbon as on chip Interconnect. G.Chitra 1, P.Murugeswari 2 1 (Post Graduate Student, VLSI Design, Theni Kammavar Sangam College of Technology, Theni, India)
More informationCarbon Nanomaterials: Nanotubes and Nanobuds and Graphene towards new products 2030
Carbon Nanomaterials: Nanotubes and Nanobuds and Graphene towards new products 2030 Prof. Dr. Esko I. Kauppinen Helsinki University of Technology (TKK) Espoo, Finland Forecast Seminar February 13, 2009
More informationThere's Plenty of Room at the Bottom
There's Plenty of Room at the Bottom 12/29/1959 Feynman asked why not put the entire Encyclopedia Britannica (24 volumes) on a pin head (requires atomic scale recording). He proposed to use electron microscope
More informationGraphene devices and integration: A primer on challenges
Graphene devices and integration: A primer on challenges Archana Venugopal (TI) 8 Nov 2016 Acknowledgments: Luigi Colombo (TI) UT Dallas and UT Austin 1 Outline Where we are Issues o Contact resistance
More informationScaling up Chemical Vapor Deposition Graphene to 300 mm Si substrates
Scaling up Chemical Vapor Deposition Graphene to 300 mm Si substrates Co- Authors Aixtron Alex Jouvray Simon Buttress Gavin Dodge Ken Teo The work shown here has received partial funding from the European
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More informationExceptional ballistic transport in epigraphene. Walt de Heer Georgia Institute of Technology
Exceptional ballistic transport in epigraphene Walt de Heer Georgia Institute of Technology Program Objective First formulated in 2001 and patented in 2003, our objective is to develop nanoelectronics
More informationFig The electron mobility for a-si and poly-si TFT.
Fig. 1-1-1 The electron mobility for a-si and poly-si TFT. Fig. 1-1-2 The aperture ratio for a-si and poly-si TFT. 33 Fig. 1-2-1 All kinds defect well. (a) is the Dirac well. (b) is the repulsive Columbic
More informationI-V characteristics model for Carbon Nanotube Field Effect Transistors
International Journal of Engineering & Technology IJET-IJENS Vol:14 No:04 33 I-V characteristics model for Carbon Nanotube Field Effect Transistors Rebiha Marki, Chérifa Azizi and Mourad Zaabat. Abstract--
More informationGraphene Novel Material for Nanoelectronics
Graphene Novel Material for Nanoelectronics Shintaro Sato Naoki Harada Daiyu Kondo Mari Ohfuchi (Manuscript received May 12, 2009) Graphene is a flat monolayer of carbon atoms with a two-dimensional honeycomb
More informationElectronic and Photonic Applications of One- Dimensional Carbon and Silicon Nanostructures
Electronic and Photonic Applications of One- Dimensional Carbon and Silicon Nanostructures Anupama B. Kaul Jet Propulsion Laboratory, California Institute of Technology, Pasadena, CA 91109 Ph: (818) 393-7186;
More informationNiCl2 Solution concentration. Etching Duration. Aspect ratio. Experiment Atmosphere Temperature. Length(µm) Width (nm) Ar:H2=9:1, 150Pa
Experiment Atmosphere Temperature #1 # 2 # 3 # 4 # 5 # 6 # 7 # 8 # 9 # 10 Ar:H2=9:1, 150Pa Ar:H2=9:1, 150Pa Ar:H2=9:1, 150Pa Ar:H2=9:1, 150Pa Ar:H2=9:1, 150Pa Ar:H2=9:1, 150Pa Ar:H2=9:1, 150Pa Ar:H2=9:1,
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/30/2007 MOSFETs Lecture 4 Reading: Chapter 17, 19 Announcements The next HW set is due on Thursday. Midterm 2 is next week!!!! Threshold and Subthreshold
More informationCarbon Nanotube Devices
Carbon Nanotube Devices Dissertation zur Erlangung des akademischen Grades Doktoringenieur (Dr.-Ing.) vorgelegt von Dipl.-Ing. Robert Viktor Seidel geboren am 08.08.1975 in Potsdam Fakultät Maschinenwesen
More informationCarbon nanotubes in a nutshell
Carbon nanotubes in a nutshell What is a carbon nanotube? Start by considering graphite. sp 2 bonded carbon. Each atom connected to 3 neighbors w/ 120 degree bond angles. Hybridized π bonding across whole
More informationResearch Opportunities in Macroelectronics. Motivation, Application Overview. Materials Classes, Challenges. Patterning Techniques, Challenges
Research Opportunities in Macroelectronics Motivation, Application Overview Materials Classes, Challenges Patterning Techniques, Challenges John A. Rogers -- University of Illinois at Urbana/Champaign
More informationAre Carbon Nanotubes the Future of VLSI Interconnections?
Are Carbon Nanotubes the Future of VLSI Interconnections? Kaustav Banerjee and Navin Srivastava Electrical and Computer Engineering, University of California, Santa Barbara, CA 93106 e-mail: {kaustav,
More informationCarbon nanotubes in a nutshell. Graphite band structure. What is a carbon nanotube? Start by considering graphite.
Carbon nanotubes in a nutshell What is a carbon nanotube? Start by considering graphite. sp 2 bonded carbon. Each atom connected to 3 neighbors w/ 120 degree bond angles. Hybridized π bonding across whole
More informationUnique Characteristics of Vertical Carbon Nanotube Field-effect Transistors on Silicon
www.nmletters.org Unique Characteristics of Vertical Carbon Nanotube Field-effect Transistors on Silicon Jingqi Li 1,, Weisheng Yue 1, Zaibing Guo 1, Yang Yang 1, Xianbin Wang 1, Ahad A. Syed 1, Yafei
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading:
More informationElectro-Thermal Transport in Silicon and Carbon Nanotube Devices E. Pop, D. Mann, J. Rowlette, K. Goodson and H. Dai
Electro-Thermal Transport in Silicon and Carbon Nanotube Devices E. Pop, D. Mann, J. Rowlette, K. Goodson and H. Dai E. Pop, 1,2 D. Mann, 1 J. Rowlette, 2 K. Goodson 2 and H. Dai 1 Dept. of 1 Chemistry
More informationModeling and Performance analysis of Metallic CNT Interconnects for VLSI Applications
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834, p- ISSN: 2278-8735. Volume 4, Issue 6 (Jan. - Feb. 2013), PP 32-36 Modeling and Performance analysis of Metallic
More informationInvestigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions
Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions Ralf Brederlow 1, Georg Wenig 2, and Roland Thewes 1 1 Infineon Technologies, Corporate Research, 2 Technical
More informationIntroduction to Nanotechnology Chapter 5 Carbon Nanostructures Lecture 1
Introduction to Nanotechnology Chapter 5 Carbon Nanostructures Lecture 1 ChiiDong Chen Institute of Physics, Academia Sinica chiidong@phys.sinica.edu.tw 02 27896766 Section 5.2.1 Nature of the Carbon Bond
More informationImproving the Electrical Contact Property of Single-Walled Carbon Nanotube Arrays by Electrodeposition
www.nmletters.org Improving the Electrical Contact Property of Single-Walled Carbon Nanotube Arrays by Electrodeposition Min Zhang (Received 10 August 2013; accepted 10 September 2013; published online
More informationChapter 12: Electrical Properties. RA l
Charge carriers and conduction: Chapter 12: Electrical Properties Charge carriers include all species capable of transporting electrical charge, including electrons, ions, and electron holes. The latter
More informationCVD: General considerations.
CVD: General considerations. PVD: Move material from bulk to thin film form. Limited primarily to metals or simple materials. Limited by thermal stability/vapor pressure considerations. Typically requires
More informationSupporting information
Supporting information Design, Modeling and Fabrication of CVD Grown MoS 2 Circuits with E-Mode FETs for Large-Area Electronics Lili Yu 1*, Dina El-Damak 1*, Ujwal Radhakrishna 1, Xi Ling 1, Ahmad Zubair
More informationIC Fabrication Technology
IC Fabrication Technology * History: 1958-59: J. Kilby, Texas Instruments and R. Noyce, Fairchild * Key Idea: batch fabrication of electronic circuits n entire circuit, say 10 7 transistors and 5 levels
More informationMicro Chemical Vapor Deposition System: Design and Verification
Micro Chemical Vapor Deposition System: Design and Verification Q. Zhou and L. Lin Berkeley Sensor and Actuator Center, Department of Mechanical Engineering, University of California, Berkeley 2009 IEEE
More informationFermi Level Pinning at Electrical Metal Contacts. of Monolayer Molybdenum Dichalcogenides
Supporting information Fermi Level Pinning at Electrical Metal Contacts of Monolayer Molybdenum Dichalcogenides Changsik Kim 1,, Inyong Moon 1,, Daeyeong Lee 1, Min Sup Choi 1, Faisal Ahmed 1,2, Seunggeol
More informationGraphene FETs EE439 FINAL PROJECT. Yiwen Meng Su Ai
Graphene FETs EE439 FINAL PROJECT Yiwen Meng Su Ai Introduction What is Graphene? An atomic-scale honeycomb lattice made of carbon atoms Before 2004, Hypothetical Carbon Structure Until 2004, physicists
More informationCarbon Nanotube Thin-Films & Nanoparticle Assembly
Nanodevices using Nanomaterials : Carbon Nanotube Thin-Films & Nanoparticle Assembly Seung-Beck Lee Division of Electronics and Computer Engineering & Department of Nanotechnology, Hanyang University,
More informationSelf-study problems and questions Processing and Device Technology, FFF110/FYSD13
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
More informationIon Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages:
Ion Implantation alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages: mass separation allows wide varies of dopants dose control: diffusion
More informationN ano scale l S il ii lco i n B ased N o nvo lat l i atl ie l M em ory r Chungwoo Kim, Ph.D.
cw_kim@samsung.com Acknowledgements Collaboration Funding Outline Introduction Current research status Nano fabrication Process Nanoscale patterning SiN thin film Si Nanoparticle Nano devices Nanoscale
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationElectrical and Optical Properties. H.Hofmann
Introduction to Nanomaterials Electrical and Optical Properties H.Hofmann Electrical Properties Ohm: G= σw/l where is the length of the conductor, measured in meters [m], A is the cross-section area of
More informationLecture 18. New gas detectors Solid state trackers
Lecture 18 New gas detectors Solid state trackers Time projection Chamber Full 3-D track reconstruction x-y from wires and segmented cathode of MWPC z from drift time de/dx information (extra) Drift over
More informationLecture 3: Heterostructures, Quasielectric Fields, and Quantum Structures
Lecture 3: Heterostructures, Quasielectric Fields, and Quantum Structures MSE 6001, Semiconductor Materials Lectures Fall 2006 3 Semiconductor Heterostructures A semiconductor crystal made out of more
More informationCarbon Nanotubes: Development of Nanomaterials for Hydrogen Storage
Carbon Nanotubes: Development of Nanomaterials for Hydrogen Storage Hongjie Dai Department of Chemistry & Laboratory for Advanced Materials Stanford University GCEP, September 19, 2006 Outline Can carbon
More informationECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University
NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the
More informationSupplementary material for High responsivity mid-infrared graphene detectors with antenna-enhanced photo-carrier generation and collection
Supplementary material for High responsivity mid-infrared graphene detectors with antenna-enhanced photo-carrier generation and collection Yu Yao 1, Raji Shankar 1, Patrick Rauter 1, Yi Song 2, Jing Kong
More informationUltralow-Power Reconfigurable Computing with Complementary Nano-Electromechanical Carbon Nanotube Switches
Ultralow-Power Reconfigurable Computing with Complementary Nano-Electromechanical Carbon Nanotube Switches Presenter: Tulika Mitra Swarup Bhunia, Massood Tabib-Azar, and Daniel Saab Electrical Eng. And
More informationDiameter Optimization for Highest Degree of Ballisticity of Carbon Nanotube Field Effect Transistors I. Khan, O. Morshed and S. M.
Diameter Optimization for Highest Degree of Ballisticity of Carbon Nanotube Field Effect Transistors I. Khan, O. Morshed and S. M. Mominuzzaman Department of Electrical and Electronic Engineering, Bangladesh
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More information3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004
3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004 Bob O'Handley Martin Schmidt Quiz Nov. 17, 2004 Ion implantation, diffusion [15] 1. a) Two identical p-type Si wafers (N a = 10 17 cm
More informationPaolo Bondavalli NANOCARB Unité mixte de Recherche Thales/CNRS
Gas Sensor based on CNTFETs fabricated using an Original Dynamic Air-Brush technique for SWCNTs deposition 10/09/2010 Paolo Bondavalli NANOCARB Unité mixte de Recherche Thales/CNRS Thales Research and
More informationSupporting Online Material for
www.sciencemag.org/cgi/content/full/327/5966/662/dc Supporting Online Material for 00-GHz Transistors from Wafer-Scale Epitaxial Graphene Y.-M. Lin,* C. Dimitrakopoulos, K. A. Jenkins, D. B. Farmer, H.-Y.
More informationMolecular Electronics For Fun and Profit(?)
Molecular Electronics For Fun and Profit(?) Prof. Geoffrey Hutchison Department of Chemistry University of Pittsburgh geoffh@pitt.edu July 22, 2009 http://hutchison.chem.pitt.edu Moore s Law: Transistor
More information7. Carbon Nanotubes. 1. Overview: Global status market price 2. Types. 3. Properties. 4. Synthesis. MWNT / SWNT zig-zag / armchair / chiral
7. Carbon Nanotubes 1. Overview: Global status market price 2. Types MWNT / SWNT zig-zag / armchair / chiral 3. Properties electrical others 4. Synthesis arc discharge / laser ablation / CVD 5. Applications
More informationDoping-Free Fabrication of Carbon Nanotube Based Ballistic CMOS Devices and Circuits
Doping-Free Fabrication of Carbon Nanotube Based Ballistic CMOS Devices and Circuits NANO LETTERS 2007 Vol. 7, No. 12 3603-3607 Zhiyong Zhang, Xuelei Liang,*, Sheng Wang, Kun Yao, Youfan Hu, Yuzhen Zhu,
More informationPower and Heat: The Big Picture
Power Power Density (W/cm 2 ) Power Dissipation in Nanoscale CMOS and Carbon Nanotubes Eric Pop Dept. of Electrical & Computer Engineering http://poplab.ece.uiuc.edu E. Pop 1 Power and Heat: The Big Picture
More informationCarbon Nanotubes and Graphene Nanoribbons: Potentials for Nanoscale Electrical Interconnects
Electronics 2013, 2, 280-314; doi:10.3390/electronics2030280 Review OPEN ACCESS electronics ISSN 2079-9292 www.mdpi.com/journal/electronics Carbon Nanotubes and Graphene Nanoribbons: Potentials for Nanoscale
More informationElectrical Contacts to Carbon Nanotubes Down to 1nm in Diameter
1 Electrical Contacts to Carbon Nanotubes Down to 1nm in Diameter Woong Kim, Ali Javey, Ryan Tu, Jien Cao, Qian Wang, and Hongjie Dai* Department of Chemistry and Laboratory for Advanced Materials, Stanford
More informationThe Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices
The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices Zhiping Yu and Jinyu Zhang Institute of Microelectronics Tsinghua University, Beijing, China yuzhip@tsinghua.edu.cn
More informationGraphene Fundamentals and Emergent Applications
Graphene Fundamentals and Emergent Applications Jamie H. Warner Department of Materials University of Oxford Oxford, UK Franziska Schaffel Department of Materials University of Oxford Oxford, UK Alicja
More informationGrowth of Aligned SWNTs in Quartz Substrates. Jie Liu Department of Chemistry Duke University April 10, 2011 Guadalupe Workshop
Growth of Aligned SWNTs in Quartz Substrates Jie Liu Department of Chemistry Duke University April 10, 2011 Guadalupe Workshop Carbon Nanotube Structure θ = tan 1 [ 3m /( m + 2n)] d = 2 ac c 3( n + nm
More informationUnderstanding Irreducible and Reducible Oxides as Catalysts for Carbon Nanotubes and Graphene Formation
Wright State University CORE Scholar Special Session 5: Carbon and Oxide Based Nanostructured Materials (2011) Special Session 5 6-2011 Understanding Irreducible and Reducible Oxides as Catalysts for Carbon
More informationCHAPTER 3 CAPACITANCE MODELLING OF GATE WRAP AROUND DOUBLE-WALLED ARRAY CARBON NANOTUBE FIELD EFFECT TRANSISTOR
52 CHAPTER 3 CAPACITANCE MODELLING OF GATE WRAP AROUND DOUBLE-WALLED ARRAY CARBON NANOTUBE FIELD EFFECT TRANSISTOR 3.1 INTRODUCTION Carbon nanotube is most the expected potential challenger that will replace
More informationIntroduction to Nanotechnology Chapter 5 Carbon Nanostructures Lecture 1
Introduction to Nanotechnology Chapter 5 Carbon Nanostructures Lecture 1 ChiiDong Chen Institute of Physics, Academia Sinica chiidong@phys.sinica.edu.tw 02 27896766 Carbon contains 6 electrons: (1s) 2,
More informationVLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI UNIT - III GATE LEVEL DESIGN P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Time Delays, Driving large
More informationJangyeol Yoon, Jaehyun Park, Junsung Kim, Gyu Tae Kim, * and Jeong Sook Ha * FULL PAPER. 1. Introduction
Array of Single-Walled Carbon Nanotube Intrajunction Devices Fabricated via Type Conversion by Partial Coating with β -Nicotinamide Adenine Dinucleotide Jangyeol Yoon, Jaehyun Park, Junsung Kim, Gyu Tae
More informationSupplementary Figure 1 Experimental setup for crystal growth. Schematic drawing of the experimental setup for C 8 -BTBT crystal growth.
Supplementary Figure 1 Experimental setup for crystal growth. Schematic drawing of the experimental setup for C 8 -BTBT crystal growth. Supplementary Figure 2 AFM study of the C 8 -BTBT crystal growth
More informationHybrid Wafer Level Bonding for 3D IC
Hybrid Wafer Level Bonding for 3D IC An Equipment Perspective Markus Wimplinger, Corporate Technology Development & IP Director History & Roadmap - BSI CIS Devices???? 2013 2 nd Generation 3D BSI CIS with
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objectives Identify at least two
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Chenming Hu.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2009 Professor Chenming Hu Midterm I Name: Closed book. One sheet of notes is
More informationMultiple Gate CMOS and Beyond
Multiple CMOS and Beyond Dept. of EECS, KAIST Yang-Kyu Choi Outline 1. Ultimate Scaling of MOSFETs - 3nm Nanowire FET - 8nm Non-Volatile Memory Device 2. Multiple Functions of MOSFETs 3. Summary 2 CMOS
More informationSupplementary Figure 1 shows overall fabrication process and detailed illustrations are given
Supplementary Figure 1. Pressure sensor fabrication schematics. Supplementary Figure 1 shows overall fabrication process and detailed illustrations are given in Methods section. (a) Firstly, the sacrificial
More informationEE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes
EE 434 Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes Quiz 6 How have process engineers configured a process to assure that the thickness of the gate oxide for the p-channel
More informationFRAUNHOFER IISB STRUCTURE SIMULATION
FRAUNHOFER IISB STRUCTURE SIMULATION Eberhard Bär eberhard.baer@iisb.fraunhofer.de Page 1 FRAUNHOFER IISB STRUCTURE SIMULATION Overview SiO 2 etching in a C 2 F 6 plasma Ga ion beam sputter etching Ionized
More informationARCHITECTURE AND CAD FOR CARBON NANOMATERIAL INTEGRATED CIRCUITS SCOTT ERICK CHILSTEDT THESIS
ARCHITECTURE AND CAD FOR CARBON NANOMATERIAL INTEGRATED CIRCUITS BY SCOTT ERICK CHILSTEDT THESIS Submitted in partial fulfillment of the requirements for the degree of Master of Science in Electrical and
More informationCARBON NANOSTRUCTURES SYNTHESIZED THROUGH GRAPHITE ETCHING
CARBON NANOSTRUCTURES SYNTHESIZED THROUGH GRAPHITE ETCHING Q. Yang 1, C. Xiao 1, R. Sammynaiken 2 and A. Hirose 1 1 Plasma Physics Laboratory, University of Saskatchewan, 116 Science Place Saskatoon, SK
More informationThermally-Limited Current Carrying Ability of Graphene Nanoribbons
1 Thermally-Limited Current Carrying Ability of Graphene Nanoribbons Albert D. Liao 1,2,, Justin Z. Wu 3,4,, Xinran Wang 4, Kristof Tahy 5, Debdeep Jena 5, Hongjie Dai 4,*, Eric Pop 1,2,6,* 1 Dept. of
More informationCOMPARATIVE ANALYSIS OF CARBON NANOTUBES AS VLSI INTERCONNECTS
International Journal of Science, Engineering and Technology Research (IJSETR), Volume 4, Issue 8, August 15 COMPARATIVE ANALYSIS OF CARBON NANOTUBES AS VLSI INTERCONNECTS Priya Srivastav, Asst. Prof.
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 6: September 18, 2017 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationQuantized Electrical Conductance of Carbon nanotubes(cnts)
Quantized Electrical Conductance of Carbon nanotubes(cnts) By Boxiao Chen PH 464: Applied Optics Instructor: Andres L arosa Abstract One of the main factors that impacts the efficiency of solar cells is
More informationEvaluation and Comparison of Single-Wall Carbon Nanotubes and Copper as VLSI Interconnect
Evaluation and Comparison of Single-Wall Carbon Nanotubes and Copper as VLSI Interconnect Gurleen Dhillon 1, Karamjit Singh 2 Student, Electronics and Communication Engineering Department, Thapar University,
More informationTEMPERATURE DEPENDENT ANALYSIS OF MIXED CARBON NANOTUBE BUNDLE AS VLSI INTERCONNECTS MASTER OF TECHNOLOGY IN VLSI DESIGN
TEMPERATURE DEPENDENT ANALYSIS OF MIXED CARBON NANOTUBE BUNDLE AS VLSI INTERCONNECTS Thesis submitted in the partial fulfillment of the requirement for the award of degree of MASTER OF TECHNOLOGY IN VLSI
More informationEN2912C: Future Directions in Computing Lecture 08: Overview of Near-Term Emerging Computing Technologies
EN2912C: Future Directions in Computing Lecture 08: Overview of Near-Term Emerging Computing Technologies Prof. Sherief Reda Division of Engineering Brown University Fall 2008 1 Near-term emerging computing
More informationFabrication and Characterization of Carbon Nanofiber-Based Vertically Integrated Schottky Barrier Junction Diodes
Fabrication and Characterization of Carbon Nanofiber-Based Vertically Integrated Schottky Barrier Junction Diodes NANO LETTERS 2003 Vol. 3, No. 12 1751-1755 Xiaojing Yang,, Michael A. Guillorn,, Derek
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationSUPPLEMENTARY INFORMATION
SUPPLEMENTARY INFORMATION Facile Synthesis of High Quality Graphene Nanoribbons Liying Jiao, Xinran Wang, Georgi Diankov, Hailiang Wang & Hongjie Dai* Supplementary Information 1. Photograph of graphene
More information