Performance Evaluation and Control Technique of Large Ratio DC-DC Converter
|
|
- Charla Oliver
- 6 years ago
- Views:
Transcription
1 Internatinal Jurnal n Electrical Engineering and Infrmatic - Vlume, umber, 9 Perfrmance Evaluatin and Cntrl echnique f arge Rati DC-DC Cnverter Agu Purwadi, Ku Adi Nugrh, Firman Sangk, Kadek Fendy Sutrina and Pekik Arg Dahn Schl f Electrical Engineering and Infrmatic, Intitut eknlgi Bandung Jl. Ganeha, Bandung. 43. INDONESIA agup@knveri.ee.itb.ac.id Abtract: he perfrmance f large rati dc-dc cnverter will be dicued in thi paper. he perfrmance will be berved by it ripple and le. he perfrmance will be cmpared with multiphae and multilevel dc-dc cnverter. he pecific cntrl technique fr large rati dc-dc cnverter al will be dicued in thi paper. Experiment reult are included t verify the analyi methd. Keywrd: Ripple, le, cntrl.. Intrductin RENEWABE energy pwer generatin uch a phtvltaic, fuel cell, and ther dc utput vltage pwer generatin, are very prmiing due t the envirnmental cnideratin and limited fil fuel. hi renewable energy, epecially lar energy i very ptential in Indneia. hi i very ueful t electrify remte area in Indneia. Hwever, the utput vltage f the phtvltaic cell i very lw, arund 6V-4V. herefre, the utput vltage cannt be directly t be ued. he utput vltage mut be tepped up and inverted t prduce apprpriate ac vltage. In cae f tep dwn, there are me applicatin that need a very lw dc vltage frm grid, uch a micrprcer, electrplating, etc. gather the very lw vltage, grid line mut be rectified and tepped dwn. Of cure, the ther ptin i t utilize tranfrmer. But the phyical ize and ct i cnideratin t avid tranfrmer. Becaue f that, tep dwn and tep up prcee are expected in dc vltage. here are prblem t tep up and tep dwn dc vltage t very high and very lw dc vltage. In nn-ilated dc-dc cnverter type, high rati between input and utput cnverter will create prblem due t limitatin f the witching device. High rati between input and utput will make the witching device perate in very mall r very high duty rati while a we knw there are me limitatin in the nn-ideal witching device. lve thi prblem, a new tplgy f dc-dc cnverter i prped[]. hi tplgy let u btain the high rati f the input and utput frm the ptential difference f the each cnverter. hu we will nt face the extreme duty cycle prblem in the witching device anymre ince we can perate each cnverter in the mderate duty cycle. In thi paper, perfrmance f large rati dc-dc cnverter will be berved frm the ripple and le apect. Cntrl technique f large rati dc-dc cnverter al will be dicued. he cntrl technique i utilizing duble lp cntrl.. arge Rati Dc-Dc Cnverter Suppe that we want t btain large rati buck dc-dc cnverter a mentined befre, then we cnider the parallel-input, erie utput cnfiguratin (Fig. ) f buck cnverter. Fig. (a) hw the tw buck cnverter which will be cnnected in the cnfiguratin a hwn in Fig. 3.
2 he lad ide i repreented by a current urce, while input ide i repreented by vltage urce. Since input ide f buck cnverter i cnnected in parallel, then E = E = E () d d d Where E d, E d, and E d are input vltage f firt buck cnverter, ecnd buck cnverter, and the new tplgy cnverter, repectively. Cnnecting the input ide f the tw buck cnverter in parallel manner will reult a circuit a hwn in Fig. (b). Nw the tw cnverter have been cnnected int ingle cnverter with tw utput. hen we had t cnnect the tw utput in erial manner, ince the bth utput current are flw in the ppite directin, then we have t revere ne f the utput current it can be cnnected in erial manner. he reveral f the ne f the utput current can be dne in the cntrl dmain f the buck cnverter. Fig. (c) hw the reulted tplgy after the reveral f anther utput ii i i i i v i v i v i i i v v i v Fig.. Parallel Input, Serie Output cnfiguratin. current. Since tw current urce which are cnnected in erie are degenerated int a ingle current urce, then Fig. (d) hw the reulted tplgy. he cmplete new tplgy large rati dc-dc cnverter i hwn in Fig. (e) where the tranitr and dide ued a witching device. With thi tplgy we can btain large rati between utput and input ide, withut need t perate each witching device in the extreme duty cycle, a in the cnventinal buck cnverter. Cnfiguratin a hwn n Fig. 3 i the prped large rati dc-dc cnverter in the ppite directin f pwer flw, in the ther wrd it i bt dc-dc cnverter, which al will be dicued later. et u mve t the cntrl trategy f the prped new tplgy large rati buck dc-dc cnverter. A mentined abve the large rati cnverin in the utput frm the utput can be dne withut perate the witching device in the extreme duty cycle. It can be dne ince by uing the prped new tplgy we can cntrl each cnverter independently. hw the independently cntrl, let u ee Fig. (e) nce again. he vltage between nde a and nde n i the utput f the firt buck cnverter, it can be expreed a v an when S ff = () E when S n d
3 E d + S S I E d + S 3 S I 4 ( a) S S 3 I S E d S I 4 ( b) S S 3 I S E d S I 4 () c I S S 3 S S 4 E d ( d) E d S a vab S 3 b i C ic ad i v n () e Fig.. Detail f the derivatin f large rati dc-dc cnverter. If the duratin f S ff and n i called ff, and n, repectively, and a perid f a cnecutive ff and n i called, then the average value f v an in a perid f witching i expreed a: v =. + E (3) hu S S 4 A ff d n v = E = E D (4) n A d d Where v AN i the average value f v an, and D = n / = v AN /E d i the duty cycle f the witche in the firt buck cnverter. Uing imilar way, then we can btain the average value f v bn v = E = E D (5) n B d d Where v BN i the average value f v bn, and D = n / = v BN /E d i duty cycle f the witche in the ecnd buck cnverter. he lad i cnnected acr nde a and b, the lad vltage can be expreed a
4 vlad = va vb (6) v = ED ED (7) lad d d lad d ( ) v = E D D (8) Frm (8) i clearly hwn that we can btain mall value f v lad if the (D -D ) term i made mall. hu t btain the mall value f (D -D ), we d nt have t et D and D in mall value t, rather we can che mderate value f D and D a lng a the ubtractin reult i mall. S we will get large rati between utput and input f thi prped cnverter, while the witching device are perated in the mderate duty cycle. hu we will have infinite cmbinatin f D and D value which can be chen t give mall value f (D - D ). But the cmbinatin f D and D arund.5 will give the mt ptimum reult, ince with thi value we will get minimum ripple in the input and utput f the prped cnverter cmpared t the ther cmbinatin f D and D value. In the peratin a bt cnverter, the tplgy derived uing the ame apprach i hwn in Fig. 3. et u aume that vltage in the lad i called v C, then accrding t Fig. 3, v = E + v + v + v (9) C d S3 S S3 S4 a E d b C S S n Fig. 3. arge rati bt dc-dc cnverter S S C i S E d C E d v C E d C S 3 Fig. 4. (a) w-phae, and (b) hree-level, dc-dc cnverter.
5 Where v, v S3, v S are vltage acr inductr, S 3, and S, repectively. v S itelf can be expreed a v S when S ff = () v when S n C hu the average value f v S ver ne witching perid i v = kv () S, av c Where v S,av i the average value f v S and k i the duty cycle f the witch S. Uing the ame way, the average value f vltage acr S 3 can be expreed: v = k v () S 3, av c Where v S3,av i the average value f v S3 and k i duty cycle f witch S. Since the average vltage acr an inductr ver ne witching perid i zer, then (9) can be expreed a v = E + kv + k v (3) C d C C v c = Ed ( k + k ) (4) Clearly hwn in (4), if we want t btain very big utput vltage cmpare t it input vltage, then we huld et the D r (k +k ) term a near a unity. hu we need nt t et each k and k in the value near unity, a lng the (k +k ) i near unity. hi i anther intereting pint f the prped large rati bt cnverter tplgy, we can btain very high utput vltage withut need t perate the witche in extreme duty cycle. Example fr the applicatin f thi cnverter i t tep up utput vltage f renewable energy pwer generatr, in rder t tranfer the electricity, uch a phtvltaic cell, fuel cell, and ther dc vltage pwer generatr. 3. Perfrmance f arge Rati Dc-Dc Cnverter he perfrmance f large rati dc-dc cnverter will be cmpared t exited dc-dc cnverter. hey are multiphae and multilevel dc-dc cnverter. arge rati dc-dc cnverter utilize fur witche, therefre, thi dc-dc cnverter will be cmpared with tw-phae dc-dc cnverter and three-level dc-dc cnverter, a hwn in Fig. 4. implify the analyi f large rati dc-dc cnverter perfrmance, buck cnverter will be cnidered in thi analyi. hi analyi i al valid fr bt cnverter. A. Ripple Analyi At the input ide f dc-dc cnverter, there i uually C filter t minimize the input current ripple f cnverter. If dc-dc cnverter i utilized a pwer upply, then at the utput ide there huld be anther C filter. Ripple analyi i needed t knw the ripple exited at the input and utput ide f prped large rati dc-dc cnverter. hi infrmatin i needed t determine the ize f filter C needed fr the pecified ripple. Cmmnly, ripple analyi i dne with Furier erie cncept. With thi cncept, accurate reult will be btained with all harmnic. Hwever, thi cncept take time.
6 herefre, ripple analyi will be dne with time dmain apprach. With thi apprach, accurate reult al can be btained withut taking int accunt the harmnic[3]. Output Ripple Analyi analyze the utput ripple, me aumptin will be taken int accunt. Vltage urce i a nn-ripple ideal vltage urce, tranitr witche and dide are ideal witche. Capacitr filter i ideal capacitr withut reitance. hi analyi will be limited in cntinue cnductin mde. Output wavefrm detail are hwn in Fig. 6(b). ab ripple current in inductr and vltage in capacitr repectively. v i utput vltage. i% and v% are the analyze utput ripple current, then the tart pint i tating the vltage a-b pint a di = + (5) dt vab v Current and vltage in Eq. (5) can be eparated t average and ripple cmpnent a fllw, v = v + v% (6) ab ab ab i = i +% i (7) v = v + v% (8) Bar ign hw the average cmpnent, and tilde ign hw ripple cmpnent. And Eq. (5) will reult di di% vab + v% ab = + + v + v% (9) dt dt Separating average frm ripple cmpnent will reult, di vab = + v dt () di% v% ab = + v% dt () he capacitr ripple vltage in Eq.(3) i far le than ther part, therefre can be implified t, di% v% dt ab () Hence, utput ripple current i tated a i% = ( vab vab ) dt (3) and the rm value f utput ripple current can be calculated with the equatin, t + I% rm, = i%. dt (4) t hen, we can btain I% rm, Ed = f ( ) 4 3 (5)
7 = D + D, and Where i cnverter rati, cnverter. f i witching frequency f dc-dc he fllwing part will dicu vltage ripple analyi f large rati dc-dc cnverter. Current thrugh the capacitr i tated by i = i i (6) C O And a explained befre, the equatin becme, With i + i% = i + i% i i% (7) C C O O i% C = i% i% O (8) i = i i (9) C O he capacitr ripple vltage in Eq.(38) i far le than ther part, therefre can be implified t, i% i% (3) C Hence, capacitr vltage ripple can be calculated a v% = i% Cdt = i% dt C C (3) and the rm value f capacitr ripple vltage can be calculated with the equatin, t + V% rm, = v. dt % (3) t hen we can btain, V% E = ( ) + d rm, C 48 5 f ( ) (33) Input Ripple Analyi analyze the input ripple, me aumptin a tated befre al will be taken int accunt. Fig. 5 hw large rati dc-dc cnverter with C filter in input ide fr input ripple analyi. Input ide wavefrm detail are hwn in Fig. 6 (a). i D i current thrugh S witch, i i inductr current, v C i input capacitr vltage. Frm Fig. 6 (a), average input current i d i i d t.5 = id dt = I (34) t and rm value fr input current i,.5 t Id = id dt (35) t = I hen, the value f input current ripple i, i% = I D (36)
8 Baed n the Eq.(46), it can be een that input current ripple i independent with witching frequency. he capacitr current ripple i i% = i% i% (37) C D Becaue the current ripple in urce inductr i far le then input current ripple, then ( ) i% = i% = i i (38) C D D D Frm Eq.(48), then the capacitr vltage ripple can be calculated with i i D E d i C C S vc a S 3 b R i S S 4 n Fig. 5. arge rati buck dc-dc cnverter with and C. S v tri ff 4 n ff n ff 4 v tri ff 4 n ff n ff 4 v ref v ref v ref v ref v cntrl v cntrl v cntrl v cntrl i V AB I i d i% v C A v% i B t t t t. 5 t t 3 4 t5 t t t t.5 t3 t t 4 5 Fig. 6. Ripple wavefrm detail (a) input, and (b) utput ide.
9 v% C = ic dt C % And the rm value i (39) t + V% C = vcdt % (4) Hence, V% C t I == Cf ( ) 4 3 analyze input ide inductr current ripple, input ide vltage equatin can be written a, (4) di Ed = + vc dt (4) ~ If i = i + i, then di E = + vc dt (43) di = + vc dt (44) he urce ripple current equatin i ~ i = v~ cdt (45) Hence, + ( ) 6 ( tt) aat t tt (46) + ( ) 6 I i% = C O + ( tt) ( tt) ( ) aat ttt + ( ) 6 ( t t) ( t t) O ( ) aat ttt.5 Rm value f input inductr current ripple can be calculated with equatin, Hence, t + I% = i% dt (47) I% I = t ( ) C f (48)
10 B. e Analyi he le f DC-DC cnverter created by witching device are divided int tw le. Firt i witching l, and ecnd i cnductin l. Switching and cnductin le can be een in Fig. 7. hee wavefrm are ccurred in inductive circuit with high duty cycle f witching. he circuit i inductive becaue it cntain inductr a current urce t make ure current flw t the lad every time. Area i the l when the current flw i riing, area i the l when the current flw in the revere directin thrugh the dide, and area 3 i charge in dide (q rr ). hee area are cauing high pwer diipatin in the tranitr (witching device). Switching l ccur in tranitr during the tranitin frm the OFF t ON tate (turn-n) and the ON t OFF tate (turn-ff). he equatin f witching le i given[4]: ps_ O = EIt d r f + EIt d rr f + Ed fq rr (49) fr turn-n le, and p E f I t = (5) S_ OFF d cf fr turn-ff le, where Ed = Supply vltage F = Switching frequency I = Output current t r = Switching device current rie time t rr = Dide revere recvery time q rr = Dide revere recvery charge t cf = Switching device turn-ff recvery time In mt intended perating current, it i mre apprpriate t aume that the tranitr current rie time and turn-ff crver time and the dide revere recvery time and charge are made up f a cntant cmpnent plu a cmpnent that i linierly dependent upn current[4], that i tr = r + CtrI (5) tcf = cf + Ccf I (5) trr = rr + CrrI (53) q = Q + C I (54) rr rr qr he witching l, therefre, can be written a where ps = ps_ O + ps_ OFF (55) ps = Ed f( C + CI + CI ) (56) C = Q rr (57) C = r + cf + rr + Cqr (58) C = C + C + C (59) tr cf rr
11 Cnductin l ccure due t vltage drp acr tranitr and dide during cnductin. hee vltage which are functin f the current that flw thrugh them cn be apprximated a the fllwing linear functin: v = V + R I (6) S fr tranitr, and v = V + R I (6) D D D S fr dide. Cnductin le are the prduct f the ON tate vltage f the witching device and the current flwing thrugh it. he equatin f cnductin le i then p = VI + RI (6) S Srm fr tranitr, and p = V I + R I (63) D D S D Srm fr dide, where R / R D V / V D I = Switching device reitance. = ON tate vltage. = Current flw thrugh witching device achieve the le equatin, then we mut calculate the average and rm value f current flwing thrugh each witche. Average value are, I C V CE I D + V C V CE 3 I C I C V CE ( at ) tr trr Fig. 7. Mdel f witching wavefrm during turn-n and turn-ff. tcf I = I = DI (64) ns S S I = I = D I (65) ( ) ffs S S
12 I = I = D I (66) ns 3 S 3 S 3 I = I = D I (67) ( ) ffs3 S4 S 3 Where ns and ns3 are ON time fr S and S 3 ; ffs are ffs3 are OFF time S and S 3 ; S and S3 are witching perid fr S and S 3 ; D and D are duty cycle fr each S and S 3. he rm value are ns S, rm= = S I I dt D I I I ( ) S, rm (68) = D I (69) = D I (7) S3, rm ( ) I = D I (7) S4, rm Frm Eq.(74)-(8), we can btain ttal witching l, P = Ed f( C + C( + ) I + C( + ) I ) (7) and ttal cnductin l, ( ) ( ) ( ) ( ) P = V + I + R + I + V I + R I (73) c D D Hence, the ttal le i P = P + P (74) S c Ed f( C + C( + ) I + C( + ) I ) + PS = V ( ) I R ( ) I VD( ) I RD( ) I C. Cmparin he equatin fr the perfrmance in tw-phae and three-level dc-dc cnverter are hwn in able and able. implify the cmparin, the reult btained in able and, are drawn. Fig. 8 hw urce current ripple, and Fig.9 hw it in extreme duty cycle. Fig. hw utput current ripple, and Fig. hw it in extreme duty cycle. Fig. hw the ttal l cmparin between three dc-dc cnverter. It can be een that large rati dc-dc cnverter reult the larget l fr all duty cycle. In large rati dc-dc cnverter, current flw thrugh tw witche. herefre, large rati dc-dc cnverter ha bad perfrmance in l apect. (75)
13 .5 x -5 knverter dua faa knverter tiga level knverter rai tinggi Riak Aru Sumber (A) Rai egangan Fig. 8. Surce current ripple cmparin. 3.5 x -7 3 knverter rai tinggi knverter dua faa knverter tiga level.5 Riak Aru Sumber (A) Rai egangan Fig. 9. Surce current ripple cmparin fr extreme vltage rati knverter rai tinggi knverter dua faa knverter tiga level Riak Aru Keluaran (A) Rai egangan Fig.. Output current ripple cmparin.
14 .3.5 knverter tiga level knverter dua faa knverter rai tinggi Riak Aru Keluaran (A) Rai egangan Fig.. Output current ripple fr extreme vltage rati. 6 5 raitinggi arge rati duafaa w-phae tigalevel hree-level Rugi-rugi ttal (W) Aru Output Keluaran current (A) Fig.. tal le cmparin. 4. Cntrl echnique fr arge Rati Dc-Dc Cnverter Current cntrller ha been ued in many cnverter applicatin[6]-[8]. Current cntrl ha the advantage in current prtectin epecially when hrt circuit ccurred. In additin, the ue f current cntrller enable parallel peratin f tw r mre imilar cnverter. hu the pwer capacity can be increaed. Cmmnly, in dc-dc cnverter applicatin, the current cntrl i ued in duble-lp cntrller. In thi cheme, vltage cntrller i in the uter lp while current cntrller i in the inner lp. he utput f vltage cntrller will be the input fr current cntrller. In the prped cntrller, hyterei current cntrller i ued while PI cntrller i ued a vltage cntrller a can be een in Fig. 3. he errr ignal between utput and reference vltage will be the input fr hyterei current cntrller. he utput ignal frm hyterei current cntrller will determine witching ignal. Since tw eparated witching ignal are required, additinal lgic circuit i needed t prduce thee ignal frm hyterei utput ignal. Whenever utput vltage i lwer than reference vltage, the required inductr current will be increaed. Hence, the duty cycle will be increaed. In cntrat, the duty cycle will be decreaed whenever utput vltage i higher than reference vltage in which the inductr current will be leened. In rder t maintain well peratin, the current cntrller ha t be fater in repne than the vltage cntrller. he prped cntrl technique blck diagram i
15 hwn in Fig. 4. Fig. 3 Cntrl technique fr high rati bt cnverter. Fig. 4 Blck diagram f cntrl ytem in high rati bt cnverter. he implicity and tability f hyterei cntrller i applied in the prped cntrl technique. Baically, hyterei current cntrller i the cntrller in which the allwed errr ignal i limited t the given hyterei band. If the inductr current exceed the upper band limit, then the witch i ff and the current i decreaing. hen if the inductr current exceed the lwer band limit, the witch turn n prvided the riing in current. he prce keep n ging a t keep the inductr current fllw the hyterei band path (Fig. 5). he intantaneu inductr current can be written a the um f average cmpnent and ripple cmpnent a fllw: Fig. 5 Current cntrller with hyterei band in bt cnverter.
16 i = i + i (76) where i and i are average and ripple cmpnent f inductr current repectively. Fig. 5 depict that the average inductr current i equal t the reference while the maximum inductr current ripple i ±, where i hyterei half band and can be expreed a: i ± imax iref ± (77) In bt cnverter the inductr current can be written a fllw: i = ( vs vo) dt+ i (78) where i i the initial inductr current. When the witch i n then v in (78) i zer, hence the inductr current i a fllw: vs i = t+ ( i ) ; fr < t < O (79) Frm Eq. (77) and (79), we get O witch a fllw O = vs (8) Inductr current when the witch i ff can be written a vs vo i = t+ ( i + ) ; fr < t < OFF (8) Nte that in (8) the utput vltage i bigger than input vltage; therefre the inductr current will decreae. Frm equatin (77) and (8), we get OFF f the witch a OFF = v v (8) O S A bt cnverter, then the requirement i k + k < (83) minimize current ripple caued by witching prce, then k = k (84) Fr balancing the witching pattern and fulfilling the Eq. (83) (84), 4vO S = S = S = ( O + OFF ) = (85) v v v ( ) S O S Frm Eq (85), the peratin frequency can be written a v f ; with S = fs = = (86) 4 v Fr extreme input-utput rati, the witching frequency can be apprximated t f S (87) 4 he witching ignal in bth witche are differed and eparated. In rder t keep the balance and ne after anther peratin f witching ignal, lgic circuit i required t be added t hyterei current cntrller. hu, it can be btained that
17 = (88) O O ( S ) ( ) t = t + n ; n=,,,... t = t + n ; n=,,,... S ( ) ( ) t = t + n+ ; n =,,,... S t = t + n+ ; n =,,,... S (89) (9) Where Sx and t x are witching perid and tate at the time t repectively. Frm equatin (89) and (9) it can be een that the witching ignal are never cllided. Becaue f the hyterei cntrl ytem ued i nn-linear; the implificatin can be dne t eae the analyi. In deigning the vltage cntrller we can aume that the current cntrller i well-perated prvided the reference i equal t the inductr current. he utput vltage f bt cnverter can be expreed a fllw: vo = iodt ; untuk t O C < < (9) vo = ( i io) dt ; untuk < t < OFF C With the aumed well-perated current cntrller, the blck diagram in Fig. 4 can be implified t the ne in Figure 6. Frm the figure, G c *() i when the witch i n and when the witch i ff. he cnequence f thi cnditin made the prped vltage cntrller i nn-linear. implify the analyi, the linearizatin prce can be ued. Eq. (9) can be written a dvo C = ( k) i io (9) dt where k i the variu duty factr and can be expre a k = k + k% (93) with the ign ~ indicate the ripple cmpnent with the prpertie a fllw: k % = ( k ) ; < t < O (94) k% = k ; < t < O S We can expre the Eq. (9) in repect t the vltage rati fr bt cnverter a dvo vs C = ( * ) i io ; * = (95) dt v O Splitting the Eq. (95) t the average and ripple cmpnent we can get d( v + v ) C = ( * + *)( i + i ) ( i + i ) (96) dt Becaue f average cmpnent in the left ide f the equatin i zer, and auming that the multiplicatin f ripple cmpnent i negligible, we can expre Eq. (96) a
18 dv C dt = ( *. i ) + ( *. i ) ( i ) (97) he Eq. (97) i valid fr mall ignal analyi. Uing the abve equatin, the repne f utput vltage becaue f mall duty cycle r lad deviatin can be analyzed. Fr each repne, we get v ( ) I *( ) C + *. G v( ) I ( ) C + *. G = (98) v v ( ) = (99) ( ) Frm Eq. (97), the blck diagram can be redrawn a can be een in Figure 6. he prped vltage cntrller i the cmmnly ued prprtinal-integral (PI). hi PI cntrller can eliminate teady-tate errr. We can get the deired tranient and teady-tate repne uing the ptimally adjuted cntrl ytem parameter. Applying prprtinal and integral cntant t G v *() in Figure 6 we can get utput vltage repne in repect t reference and lad current a fllw: V ( ) I *( ) + V ( ) I ( ) C + * K + * K = () C + * K p * Ki = () p i Uing witching frequency f khz and hyterei band f 4mA, frm (87) we get the inductance a large a.65mh. In rder t make the vltage cntrller repne lwer than the current cntrller, we can take the minimum criteria in which current cntrller repne i ten time greater than vltage cntrller repne. Hence, uing ytem parameter C = µf, it i btained that K p =. and K i = in which the gd tranient repne can be btained. Bde diagram f utput vltage repne in repect t the duty cycle and lad current change can be een in Fig. 7. (a) (b) Figure 6 (a) vltage cntrller blck diagram and (b) implified vltage cntrller blck diagram
19 6 Bde Diagram Magnitude (db) Phae (deg) Frequency (rad/ec) (a) Bde Diagram 4 Magnitude (db) Phae (deg) Frequency (rad/ec) (b) Fig. 7 (a) bde diagram f utput vltage repne v. duty cycle and (b) lad current 5. Experimental Reult In rder t verify the prped tplgy, a mall prped large rati dc-dc cnverter tplgy ha been cntructed baed n Fig. (e) fr buck cnverter and Fig. 3 fr bt cnverter. A. Ripple Analyi Fig. 8 and Fig. 9 hw experimented reult f utput current ripple and urce current ripple in large rati buck dc-dc cnverter. A can be een, the experimented reult apprpriate t the calculated reult..8.7 perhitungan ekperimen Riak Output Aru Current Keluaran Ripple (A) Duty Cycle Fig. 8. Experimented reult f utput current ripple.
20 .35.3 perhitungan ekperimen Surce Riak Aru Current Sumber Ripple (A) Rai egangan Fig. 9. Experimented reult f urce current ripple. B. Analyi Fig. hw the experimented reult cmpared with calculated reult. A can be een that the experimented reult appraching the calculated reult. he difference are caued by either inaccurate parameter and utput current cntain ripple in experiment perhitungan rugi ttal perhitungan rugi knduki ekperimen rugi ttal ekperimen rugi knduki Rugi-rugi e (W) (W) Aru Keluaran (A) Fig. Experimented reult f ttal le. C. Cntrl echnique Experiment i dne t ee the ytem repne a the cnequence f lad diturbance and reference vltage change. In current cntrller, current enr ued ha the parameter f A/V and hyterei band f 4mA. Experiment reult fr lad diturbance can be een in Fig.. With the exitence f lad diturbance, the utput vltage i cntant. he experiment reult uing input vltage with me ripple cmpnent i drawn in Fig.. We can ee that utput vltage i nt altered by high frequency ripple cmpnent in input vltage. With the reference vltage changed, experiment reult i a can be een in Fig. 3. In the lw frequency, the utput vltage will fllw the vltage given by the reference. But in higher frequency, the utput vltage cannt fllw the reference anymre.
21 > > Fig. Output vltage ignal (5V/div) when lad i changed (5mA/div) at 5m/div. > > Fig. Output vltage ignal (5V/div) when input vltage cntain me ripple (5V/div) at m/div. > > Fig. 3 Output vltage ignal (5V/div) in repect t reference (V/div) at 5m/div.
22 6. Cncluin A large rati dc-dc cnverter tplgy i derived. hi high rati dc-dc cnverter tplgy i able t cnvert it input vltage int very mall/big utput vltage withut need t perate it witching device in the extreme duty cycle a in the cnventinal dc-dc cnverter. Analytic equatin fr input and utput ripple f large rati ha been dicued. At extreme vltage rati, large rati dc-dc cnverter ha maller r equal ripple than tw-phae and threelevel dc-dc cnverter. Analytic equatin f witching and cnductin le ha been derived. he ttal l f large rati dc-dc cnverter i larger than the ther. Cntrl technique f large rati bt dc-dc cnverter ha been dicued. Duble lp cntrl technique with hyterei current cntrller and PI vltage cntrller i prven t wrk well in exitence f lad diturbance t maintain utput vltage. arge rati bt dc-dc cnverter i apprpriate fr renewable energy pwer generatr with lw dc vltage utput. Experimental reult ha been included t verify the prped tplgy. Reference [] Agu Purwadi, K.A. Nugrh, F. Sangk, K.F. Sutrina, and P.A. Dahn, Perfrmance Evaluatin and Cntrl echnique f arge Rati DC-DC Cnverter, t be publihed in ICEEI 9. Malayia. [] Agu Purwadi, P.A. Dahn and A. Rizqiawan, A New Apprach t Synthei f Static Pwer Cnverter, t be publihed in ICEEI 9. Malayia [3] A. Hunan Arfat, P. A. Dahn. Output Current Ripple Analyi f Multiphae Chpper. Electrical Machine and Pwer Electrnic (SMED) 5, Dec. 5. Malang [4] J.H. Rcktt. e in High-Pwer Biplar ranitr. IEEE ran. Pwer Electrnic, PE-, N., [5] P. A. Dahn, Y. Sat, and. Kataka. Analyi f Switching and Cnductin e in Hyterei Current-Cntrlled Inventer, ran IEE f Japan, Vl. 3-D, N., Oct., 993. [6] Dixn Juan. W., Oi Bn., Serie and Parallel Operatin f Hyterei Current- Cntrlled PWM Rectifier, IEEE ran. n Indutry Applicatin, Vl. 5, N. 4, 989. [7] Shin Eun-Chun. et. al, A Nvel Hyterei Current Cntrller t reduce the Switching Frequency and Current Errr in D-SACOM, he 3th Ann. Cnf. f the IEEE Indutrial Elect. Sciety, Nvember, 4. [8] illi Andrea, nielli Albert, Sequential Deign f Hyterei Current Cntrller fr hree-phae Inverter, IEEE ran. n Indutrial Electrnic, Vl. 45, N. 5, 998. [9] Dahn P.A., et al., Output Ripple Analyi f Multiphae DC-DC Cnverter, Prc. IEEE PEDS 99, July 999, Hngkng, pp [] Dahn, P.A., A New Multi evel DC-DC Cnverter, Internatinal Cnference n Electrical Engineering, Sappr, 4.
23 Parameter w-phae hree-level arge rati Output Current Ripple ( I % fr / fr / Ed ( ) ) Ed ( ) Ed ( +.5) f 4 3 ( ) f 3 f 4 3 fr / fr / Ed ( )( ) Ed ( )( ) ( ) f 3 f 4 3 Output Vltage if : Ed ( ) + Ripple Ed ( )( ) C 48 5 f f C( + M ) 4 5 if : Ed ( )( )( 3+ 8 ) f C( + M ) 4 5 ( ) Surce Current I ~ ) Ripple ( fr / ( ) I C f! fr / ( ) C f! 48 5 I ( ) fr / ( ) I C f! 48 5 fr / ( ) I ( ) 3+ 8 C f! 48 5 ( ) I 8 C f! + 8 able. Ripple equatin fr dc-dc cnverter.
24 arameter w-phae hree-level arge rati itching e E f C + C DI + C DI E f C C DI C DI d 4 ( ) ( + ) + ( + ) d ( ) E f C C D I C D I d nductin V DI + R DI + VD D I + RD ( D) I e ( ) RD ( ) ( ) D I V DI R DI V D D I ( ) ( ) ( ) + ( ) V + D I + R + D I + VD D I RD D I tal e Ed f C + CDI + CDI + 4 V DI + R DI + VD ( D) I + RD ( D) I Ed f ( C + CDI + CDI ) + V DI + R DI + V D ( D) I + RD ( D) I Ed f ( C + C ( + ) I + C ( + ) I ) + V ( + ) I + R ( + ) I + VD ( ) I + RD ( ) I able. e equatin fr dc-dc cnverter.
Lecture 13 - Boost DC-DC Converters. Step-Up or Boost converters deliver DC power from a lower voltage DC level (V d ) to a higher load voltage V o.
ecture 13 - Bt C-C Cnverter Pwer Electrnic Step-Up r Bt cnverter eliver C pwer frm a lwer vltage C level ( ) t a higher la vltage. i i i + v i c T C (a) + R (a) v 0 0 i 0 R1 t n t ff + t T i n T t ff =
More informationName Student ID. A student uses a voltmeter to measure the electric potential difference across the three boxes.
Name Student ID II. [25 pt] Thi quetin cnit f tw unrelated part. Part 1. In the circuit belw, bulb 1-5 are identical, and the batterie are identical and ideal. Bxe,, and cntain unknwn arrangement f linear
More informationA Novel Isolated Buck-Boost Converter
vel slated uck-st Cnverter S-Sek Kim *,WOO-J JG,JOOG-HO SOG, Ok-K Kang, and Hee-Jn Kim ept. f Electrical Eng., Seul atinal University f Technlgy, Krea Schl f Electrical and Cmputer Eng., Hanyang University,
More informationDesign and Simulation of Dc-Dc Voltage Converters Using Matlab/Simulink
American Jurnal f Engineering Research (AJER) 016 American Jurnal f Engineering Research (AJER) e-issn: 30-0847 p-issn : 30-0936 Vlume-5, Issue-, pp-9-36 www.ajer.rg Research Paper Open Access Design and
More informationExclusive Technology Feature. Eliminate The Guesswork When Selecting Primary Switch V DD Capacitors. ISSUE: May 2011
Excluive Technlgy Feature Eliminate The Guewrk When Selecting Primary Switch DD aacitr by Ed Wenzel, STMicrelectrnic, Schaumburg, ll. SSUE: May 2011 A rimary witch, ued fr ff-line alicatin, ften cntain
More information1. Transformer A transformer is used to obtain the approximate output voltage of the power supply. The output of the transformer is still AC.
PHYSIS 536 Experiment 4: D Pwer Supply I. Intrductin The prcess f changing A t D is investigated in this experiment. An integrated circuit regulatr makes it easy t cnstruct a high-perfrmance vltage surce
More informationPassive Energy Recovery Snubber Based DC-DC Boost Converter
Paive Energy Recvery Snubber Baed - Bt nverter P. Radika Prfer, epartment f EEE,Adhiparaakthi Engineering llege, Melmaruvathur, India E-mail:radikaenthil@gmail.cm Abtract A dc-dc bt cnverter capable f
More informationNONISOTHERMAL OPERATION OF IDEAL REACTORS Plug Flow Reactor. F j. T mo Assumptions:
NONISOTHERMAL OPERATION OF IDEAL REACTORS Plug Flw Reactr T T T T F j, Q F j T m,q m T m T m T m Aumptin: 1. Hmgeneu Sytem 2. Single Reactin 3. Steady State Tw type f prblem: 1. Given deired prductin rate,
More informationChapter 9 Compressible Flow 667
Chapter 9 Cmpreible Flw 667 9.57 Air flw frm a tank thrugh a nzzle int the tandard atmphere, a in Fig. P9.57. A nrmal hck tand in the exit f the nzzle, a hwn. Etimate (a) the tank preure; and (b) the ma
More informationZVS Boost Converter. (a) (b) Fig 6.29 (a) Quasi-resonant boost converter with M-type switch. (b) Equivalent circuit.
EEL6246 Pwer Electrnics II Chapter 6 Lecture 6 Dr. Sam Abdel-Rahman ZVS Bst Cnverter The quasi-resnant bst cnverter by using the M-type switch as shwn in Fig. 6.29(a) with its simplified circuit shwn in
More informationChapter 8. Root Locus Techniques
Chapter 8 Rt Lcu Technique Intrductin Sytem perfrmance and tability dt determined dby cled-lp l ple Typical cled-lp feedback cntrl ytem G Open-lp TF KG H Zer -, - Ple 0, -, -4 K 4 Lcatin f ple eaily fund
More informationChapter 9. Design via Root Locus
Chapter 9 Deign via Rt Lcu Intrductin Sytem perfrmance pecificatin requirement imped n the cntrl ytem Stability Tranient repne requirement: maximum verht, ettling time Steady-tate requirement :.. errr
More informationSeries and Parallel Resonances
Series and Parallel esnances Series esnance Cnsider the series circuit shwn in the frequency dmain. The input impedance is Z Vs jl jl I jc C H s esnance ccurs when the imaginary part f the transfer functin
More informationSupplementary Course Notes Adding and Subtracting AC Voltages and Currents
Supplementary Curse Ntes Adding and Subtracting AC Vltages and Currents As mentined previusly, when cmbining DC vltages r currents, we nly need t knw the plarity (vltage) and directin (current). In the
More informationSynchronous Motor V-Curves
Synchrnus Mtr V-Curves 1 Synchrnus Mtr V-Curves Intrductin Synchrnus mtrs are used in applicatins such as textile mills where cnstant speed peratin is critical. Mst small synchrnus mtrs cntain squirrel
More informationBicycle Generator Dump Load Control Circuit: An Op Amp Comparator with Hysteresis
Bicycle Generatr Dump Lad Cntrl Circuit: An Op Amp Cmparatr with Hysteresis Sustainable Technlgy Educatin Prject University f Waterl http://www.step.uwaterl.ca December 1, 2009 1 Summary This dcument describes
More informationSupplementary Course Notes Adding and Subtracting AC Voltages and Currents
Supplementary Curse Ntes Adding and Subtracting AC Vltages and Currents As mentined previusly, when cmbining DC vltages r currents, we nly need t knw the plarity (vltage) and directin (current). In the
More informationDepartment of Electrical Engineering, University of Waterloo. Introduction
Sectin 4: Sequential Circuits Majr Tpics Types f sequential circuits Flip-flps Analysis f clcked sequential circuits Mre and Mealy machines Design f clcked sequential circuits State transitin design methd
More informationRevision: August 19, E Main Suite D Pullman, WA (509) Voice and Fax
.7.4: Direct frequency dmain circuit analysis Revisin: August 9, 00 5 E Main Suite D Pullman, WA 9963 (509) 334 6306 ice and Fax Overview n chapter.7., we determined the steadystate respnse f electrical
More informationSimulation of Push-pull Multi-output Quasi-resonant Converter
IOSR Jurnal f Electrical and Electrnics Engineering (IOSR-JEEE) e-issn: 78-1676,p-ISSN: 3-3331, Vlue 9, Issue 1 Ver. V (Feb. 14), PP 19-4 Siulatin f Push-pull Multi-utput Quasi-resnant Cnverter T.Anitha
More informationPhysics 2B Chapter 23 Notes - Faraday s Law & Inductors Spring 2018
Michael Faraday lived in the Lndn area frm 1791 t 1867. He was 29 years ld when Hand Oersted, in 1820, accidentally discvered that electric current creates magnetic field. Thrugh empirical bservatin and
More informationLecture 02 CSE 40547/60547 Computing at the Nanoscale
PN Junctin Ntes: Lecture 02 CSE 40547/60547 Cmputing at the Nanscale Letʼs start with a (very) shrt review f semi-cnducting materials: - N-type material: Obtained by adding impurity with 5 valence elements
More informationGrumman F-14 Tomcat Control Design BY: Chike Uduku
Grumman F-4 Tmcat Cntrl Deign BY: Chike duku I. Atract SECTIONS II. III. IV. Deign jective eaured Cntant Deign V. Reult VI. VII. Cncluin Cmplete atla Cde I. Atract Deigning cntrller fr fighter jet i a
More informationDigital Current Sensorless Control for Dual-Boost Half-Bridge PFC Converter with Natural Capacitor Voltage Balancing
Thi article ha been accepted fr publicatin in a future iue f thi jurnal, but ha nt been fully edited. Cntent may change prir t final publicatin. Citatin infrmatin: DOI 0.09/TPE.06.59944, IEEE Tranactin
More informationLaPlace Transforms in Design and Analysis of Circuits Part 2: Basic Series Circuit Analysis
LaPlace Tranfrm in Deign and Analyi f Circuit Part : Baic Serie Circuit Analyi Cure N: E- Credit: PDH Thma G. Bertenhaw, Ed.D., P.E. Cntinuing Educatin and Develpment, Inc. 9 Greyridge Farm Curt Stny Pint,
More informationCurrent/voltage-mode third order quadrature oscillator employing two multiple outputs CCIIs and grounded capacitors
Indian Jurnal f Pure & Applied Physics Vl. 49 July 20 pp. 494-498 Current/vltage-mde third rder quadrature scillatr emplying tw multiple utputs CCIIs and grunded capacitrs Jiun-Wei Hrng Department f Electrnic
More informationEdexcel GCSE Physics
Edexcel GCSE Physics Tpic 10: Electricity and circuits Ntes (Cntent in bld is fr Higher Tier nly) www.pmt.educatin The Structure f the Atm Psitively charged nucleus surrunded by negatively charged electrns
More informationECE 2100 Circuit Analysis
ECE 2100 Circuit Analysis Lessn 25 Chapter 9 & App B: Passive circuit elements in the phasr representatin Daniel M. Litynski, Ph.D. http://hmepages.wmich.edu/~dlitynsk/ ECE 2100 Circuit Analysis Lessn
More informationModule 4: General Formulation of Electric Circuit Theory
Mdule 4: General Frmulatin f Electric Circuit Thery 4. General Frmulatin f Electric Circuit Thery All electrmagnetic phenmena are described at a fundamental level by Maxwell's equatins and the assciated
More informationDouble-Boost DC to DC Converter
Dule-Bt D t D nverter JFJ van enurg ), J ae ) and D Niclae ) ) aal Univerity f Technlgy, Faculty f Engineering & Technlgy, P. Bag X0, anderijlark, 900, Suth Africa ) Univerity f Jhanneurg, Pwer & ntrl
More informationDead-beat controller design
J. Hetthéssy, A. Barta, R. Bars: Dead beat cntrller design Nvember, 4 Dead-beat cntrller design In sampled data cntrl systems the cntrller is realised by an intelligent device, typically by a PLC (Prgrammable
More informationRotating Paddle Switch SITRANS LPS200. Functional Safety Manual 05/2016 SITRANS
Rtating Paddle Switch Functinal Safety Manual 05/2016 SITRANS Table f cntent 1. SCOPE... 2 1.1. DEVICE IDENTIFICATION... 2 1.2. APPLICABLE DOCUMENTS... 3 1.3. RESTRICTIONS... 3 2. DEVICE DESCRIPTION...
More informationSections 15.1 to 15.12, 16.1 and 16.2 of the textbook (Robbins-Miller) cover the materials required for this topic.
Tpic : AC Fundamentals, Sinusidal Wavefrm, and Phasrs Sectins 5. t 5., 6. and 6. f the textbk (Rbbins-Miller) cver the materials required fr this tpic.. Wavefrms in electrical systems are current r vltage
More informationNonisothermal Chemical Reactors
he 471 Fall 2014 LEUE 7a Nnithermal hemical eactr S far we have dealt with ithermal chemical reactr and were able, by ug nly a many pecie ma balance a there are dependent react t relate reactr ize, let
More informationChapter 3. Electric Flux Density, Gauss s Law and Divergence
Chapter 3. Electric Flu Denity, Gau aw and Diergence Hayt; 9/7/009; 3-1 3.1 Electric Flu Denity Faraday Eperiment Cncentric phere filled with dielectric material. + i gien t the inner phere. - i induced
More informationThis is a repository copy of Droop vs. Virtual Inertia: Comparison from the Perspective of Converter Operation Mode.
Thi i a repitry cpy f Drp v. Virtual Inertia: Cmparin frm the Perpective f Cnverter Operatin Mde. White Re Reearch Online URL fr thi paper: http://eprint.whitere.ac.uk/2950/ Verin: Accepted Verin Prceeding
More informationFrequency Response of Amplifiers
類比電路設計 (3349-004 Frequency epne f Aplifier h-uan an Natinal hun-h Univerity epartent f Electrical Eneer Overview ead B azavi hapter 6 ntrductin n thi lecture, we tudy the repne f le-tae and differential
More informationA Comparison of AC/DC Piezoelectric Transformer Converters with Current Doubler and Voltage Doubler Rectifiers
A Cmparisn f AC/DC Piezelectric Transfrmer Cnverters with Current Dubler and ltage Dubler Rectifiers Gregry vensky, Svetlana Brnstein and Sam Ben-Yaakv* Pwer Electrnics abratry Department f Electrical
More informationAalborg Universitet. Line-Interactive UPS for Microgrids Abusara, Mohammad ; Guerrero, Josep M.; Sharkh, Suleiman
Aalbrg Univeritet Line-Interactive UPS fr Micrgrid Abuara, Mhammad ; Guerrer, Jep M.; Sharh, Suleiman Publihed in: I E E E Tranactin n Indutrial Electrnic DOI (lin t publicatin frm Publiher): 10.1109/TIE.013.6763
More informationLab 11 LRC Circuits, Damped Forced Harmonic Motion
Physics 6 ab ab 11 ircuits, Damped Frced Harmnic Mtin What Yu Need T Knw: The Physics OK this is basically a recap f what yu ve dne s far with circuits and circuits. Nw we get t put everything tgether
More informationControl Systems Engineering ( Chapter 7. Steady-State Errors ) Prof. Kwang-Chun Ho Tel: Fax:
Control Sytem Engineering ( Chapter 7. Steady-State Error Prof. Kwang-Chun Ho kwangho@hanung.ac.kr Tel: 0-760-453 Fax:0-760-4435 Introduction In thi leon, you will learn the following : How to find the
More informationECE 2100 Circuit Analysis
ECE 00 Circuit Analysis Lessn 6 Chapter 4 Sec 4., 4.5, 4.7 Series LC Circuit C Lw Pass Filter Daniel M. Litynski, Ph.D. http://hmepages.wmich.edu/~dlitynsk/ ECE 00 Circuit Analysis Lessn 5 Chapter 9 &
More informationChapter - 7 ALTERNATING CURRENT
hapter - 7 AENANG UEN A simple type f ac is ne which varies with time is simple harmnic manner- epresented by sine curve. ac vltage = sin t - Where = NAB Amplitude and = NAB ac current - - sin Where, Amplitude
More informationECE-320: Linear Control Systems Homework 1. 1) For the following transfer functions, determine both the impulse response and the unit step response.
Due: Mnday Marh 4, 6 at the beginning f la ECE-: Linear Cntrl Sytem Hmewrk ) Fr the fllwing tranfer funtin, determine bth the imule rene and the unit te rene. Srambled Anwer: H ( ) H ( ) ( )( ) ( )( )
More informationOP AMP CHARACTERISTICS
O AM CHAACTESTCS Static p amp limitatins EFEENCE: Chapter 5 textbk (ESS) EOS CAUSED BY THE NUT BAS CUENT AND THE NUT OFFSET CUENT Op Amp t functin shuld have fr the input terminals a DC path thrugh which
More informationThree charges, all with a charge of 10 C are situated as shown (each grid line is separated by 1 meter).
Three charges, all with a charge f 0 are situated as shwn (each grid line is separated by meter). ) What is the net wrk needed t assemble this charge distributin? a) +0.5 J b) +0.8 J c) 0 J d) -0.8 J e)
More informationOTHER USES OF THE ICRH COUPL ING CO IL. November 1975
OTHER USES OF THE ICRH COUPL ING CO IL J. C. Sprtt Nvember 1975 -I,," PLP 663 Plasma Studies University f Wiscnsin These PLP Reprts are infrmal and preliminary and as such may cntain errrs nt yet eliminated.
More informationGENERAL FORMULAS FOR FLAT-TOPPED WAVEFORMS. J.e. Sprott. Plasma Studies. University of Wisconsin
GENERAL FORMULAS FOR FLAT-TOPPED WAVEFORMS J.e. Sprtt PLP 924 September 1984 Plasma Studies University f Wiscnsin These PLP Reprts are infrmal and preliminary and as such may cntain errrs nt yet eliminated.
More informationChapter 8 Sections 8.4 through 8.6 Internal Flow: Heat Transfer Correlations. In fully-developed region. Neglect axial conduction
Chapter 8 Sectin 8.4 thrugh 8.6 Internal Flw: Heat Tranfer Crrelatin T v cu p cp ( rt) k r T T k x r r r r r x In fully-develped regin Neglect axial cnductin u ( rt) r x r r r r r x T v T T T T T u r x
More informationVerification of Quality Parameters of a Solar Panel and Modification in Formulae of its Series Resistance
Verificatin f Quality Parameters f a Slar Panel and Mdificatin in Frmulae f its Series Resistance Sanika Gawhane Pune-411037-India Onkar Hule Pune-411037- India Chinmy Kulkarni Pune-411037-India Ojas Pandav
More informationBASIC DIRECT-CURRENT MEASUREMENTS
Brwn University Physics 0040 Intrductin BASIC DIRECT-CURRENT MEASUREMENTS The measurements described here illustrate the peratin f resistrs and capacitrs in electric circuits, and the use f sme standard
More informationRelationships Between Frequency, Capacitance, Inductance and Reactance.
P Physics Relatinships between f,, and. Relatinships Between Frequency, apacitance, nductance and Reactance. Purpse: T experimentally verify the relatinships between f, and. The data cllected will lead
More informationCoupled Inductors and Transformers
Cupled nductrs and Transfrmers Self-nductance When current i flws thrugh the cil, a magnetic flux is prduced arund it. d d di di v= = = dt di dt dt nductance: = d di This inductance is cmmnly called self-inductance,
More informationOscillator. Introduction of Oscillator Linear Oscillator. Stability. Wien Bridge Oscillator RC Phase-Shift Oscillator LC Oscillator
Oscillatr Intrductin f Oscillatr Linear Oscillatr Wien Bridge Oscillatr Phase-Shift Oscillatr L Oscillatr Stability Oscillatrs Oscillatin: an effect that repeatedly and regularly fluctuates abut the mean
More informationSection I5: Feedback in Operational Amplifiers
Sectin I5: eedback in Operatinal mplifiers s discussed earlier, practical p-amps hae a high gain under dc (zer frequency) cnditins and the gain decreases as frequency increases. This frequency dependence
More information1. Introduction: A Mixing Problem
CHAPTER 7 Laplace Tranfrm. Intrductin: A Mixing Prblem Example. Initially, kg f alt are dilved in L f water in a tank. The tank ha tw input valve, A and B, and ne exit valve C. At time t =, valve A i pened,
More informationECEN 4872/5827 Lecture Notes
ECEN 4872/5827 Lecture Ntes Lecture #5 Objectives fr lecture #5: 1. Analysis f precisin current reference 2. Appraches fr evaluating tlerances 3. Temperature Cefficients evaluatin technique 4. Fundamentals
More informationA Non-Insulated Resonant Boost Converter
A Nn-Insulated Resnant Bst Cnverter Peng Shuai, Yales R. De Nvaes, Francisc Canales and Iv Barbi ISEA-Institute fr Pwer Electrnics and Electrical Drives, RWTH-Aachen University, Aachen, Germany Email:
More informationTransmission cost allocation in pool systems.
Tranmiin ct allcatin in pl ytem. Juli Uala Univeridad Carl III de Madrid Legané (Madrid), Spain juala@ing.uc3m.e Abtract The tranmiin ct allcatin prblem may be divided int three different ubprblem: the
More informationENG2410 Digital Design Sequential Circuits: Part A
ENG2410 Digital Design Sequential Circuits: Part A Fall 2017 S. Areibi Schl f Engineering University f Guelph Week #6 Tpics Sequential Circuit Definitins Latches Flip-Flps Delays in Sequential Circuits
More informationThe pn Junction. Φ = n. 2.1 The pn junction under forward bias (steady-state)
Pwer Electrnic. The pn unctin under frward ia (teady-tate) If the p-regin i externally pitively-iaed with repect t the n-regin a hwn in figure.3, the cl narrw and current flw freely. The emf pitive ptential
More informationT(s) 1+ T(s) 2. Phase Margin Test for T(s) a. Unconditionally Stable φ m = 90 o for 1 pole T(s) b. Conditionally Stable Case 1.
Lecture 49 Danger f Instability/Oscillatin When Emplying Feedback In PWM Cnverters A. Guessing Clsed Lp Stability Frm Open Lp Frequency Respnse Data. T(s) versus T(s) + T(s) 2. Phase Margin Test fr T(s)
More informationProjectile Motion. What is projectile? Projectile -Any object which projected by some means and continues to move due to its own inertia (mass).
Prjectile Mtin AP Phyic B What i prjectile? Prjectile -Any bject which prjected by me mean and cntinue t me due t it wn inertia (ma). 1 Prjectile me in TWO dimenin Since a prjectile me in - dimenin, it
More informationENSC Discrete Time Systems. Project Outline. Semester
ENSC 49 - iscrete Time Systems Prject Outline Semester 006-1. Objectives The gal f the prject is t design a channel fading simulatr. Upn successful cmpletin f the prject, yu will reinfrce yur understanding
More information, which yields. where z1. and z2
The Gaussian r Nrmal PDF, Page 1 The Gaussian r Nrmal Prbability Density Functin Authr: Jhn M Cimbala, Penn State University Latest revisin: 11 September 13 The Gaussian r Nrmal Prbability Density Functin
More informationBEAM LOADING EFFECTS IN PROTON LINACS. R. L. G1uckstern Yale University
Octber 21, 1963 BEAM LOADING EFFECTS IN PROTON LINACS R. L. G1ucktern Yale Univerity Intrductin A bunched beam f charged particle paing thrugh a cavity interact with the field in the cavity. It cuple,
More informationComputational modeling techniques
Cmputatinal mdeling techniques Lecture 4: Mdel checing fr ODE mdels In Petre Department f IT, Åb Aademi http://www.users.ab.fi/ipetre/cmpmd/ Cntent Stichimetric matrix Calculating the mass cnservatin relatins
More informationMODULE 5 Lecture No: 5 Extraterrestrial Radiation
1 P age Principle and Perfrmance f Slar Energy Thermal Sytem: A Web Cure by V.V.Satyamurty MODULE 5 Lecture N: 5 Extraterretrial Radiatin In Mdule 5, Lecture N. 5 deal with 5.1 INTRODUCTION 5. EXTRA TERRESTRIAL
More informationChapter 4. Unsteady State Conduction
Chapter 4 Unsteady State Cnductin Chapter 5 Steady State Cnductin Chee 318 1 4-1 Intrductin ransient Cnductin Many heat transfer prblems are time dependent Changes in perating cnditins in a system cause
More informationLecture 20a. Circuit Topologies and Techniques: Opamps
Lecture a Circuit Tplgies and Techniques: Opamps In this lecture yu will learn: Sme circuit tplgies and techniques Intrductin t peratinal amplifiers Differential mplifier IBIS1 I BIS M VI1 vi1 Vi vi I
More informationCopyright Paul Tobin 63
DT, Kevin t. lectric Circuit Thery DT87/ Tw-Prt netwrk parameters ummary We have seen previusly that a tw-prt netwrk has a pair f input terminals and a pair f utput terminals figure. These circuits were
More informationPHYS College Physics II Final Examination Review
PHYS 1402- Cllege Physics II Final Examinatin Review The final examinatin will be based n the fllwing Chapters/Sectins and will cnsist f tw parts. Part 1, cnsisting f Multiple Chice questins, will accunt
More informationQ1. A) 48 m/s B) 17 m/s C) 22 m/s D) 66 m/s E) 53 m/s. Ans: = 84.0 Q2.
Phys10 Final-133 Zer Versin Crdinatr: A.A.Naqvi Wednesday, August 13, 014 Page: 1 Q1. A string, f length 0.75 m and fixed at bth ends, is vibrating in its fundamental mde. The maximum transverse speed
More informationPlan o o. I(t) Divide problem into sub-problems Modify schematic and coordinate system (if needed) Write general equations
STAPLE Physics 201 Name Final Exam May 14, 2013 This is a clsed bk examinatin but during the exam yu may refer t a 5 x7 nte card with wrds f wisdm yu have written n it. There is extra scratch paper available.
More informationA High Step-Down Interleaved Buck Converter with Active-Clamp Circuits for Wind Turbines
Energies 01, 5, 5150-5170; di:10.3390/en515150 Article OPEN ACCESS energies ISSN 1996-1073 www.mdpi.cm/jurnal/energies A High Step-Dwn Interleaved Buck Cnverter with Active-Clamp Circuits fr Wind Turbines
More informationFloating Point Method for Solving Transportation. Problems with Additional Constraints
Internatinal Mathematical Frum, Vl. 6, 20, n. 40, 983-992 Flating Pint Methd fr Slving Transprtatin Prblems with Additinal Cnstraints P. Pandian and D. Anuradha Department f Mathematics, Schl f Advanced
More informationChapter 16. Capacitance. Capacitance, cont. Parallel-Plate Capacitor, Example 1/20/2011. Electric Energy and Capacitance
summary C = ε A / d = πε L / ln( b / a ) ab C = 4πε 4πε a b a b >> a Chapter 16 Electric Energy and Capacitance Capacitance Q=CV Parallel plates, caxial cables, Earth Series and parallel 1 1 1 = + +..
More informationLevel Control in Horizontal Tank by Fuzzy-PID Cascade Controller
Wrld Academy f Science, Engineering and Technlgy 5 007 Level Cntrl in Hrizntal Tank by Fuzzy-PID Cascade Cntrller Satean Tunyasrirut, and Santi Wangnipparnt Abstract The paper describes the Fuzzy PID cascade
More informationthe results to larger systems due to prop'erties of the projection algorithm. First, the number of hidden nodes must
M.E. Aggune, M.J. Dambrg, M.A. El-Sharkawi, R.J. Marks II and L.E. Atlas, "Dynamic and static security assessment f pwer systems using artificial neural netwrks", Prceedings f the NSF Wrkshp n Applicatins
More informationDigital Control System
Digital Control Sytem - A D D A Micro ADC DAC Proceor Correction Element Proce Clock Meaurement A: Analog D: Digital Continuou Controller and Digital Control Rt - c Plant yt Continuou Controller Digital
More informationNEBB-ASHRAE Technical E-Learning Courses
NEBB-ASHRAE Technical E-Learning Curses If yu re a NEBB certificatin Candidate lking t enhance yur knwledge within a specific area, OR if yu already are a NEBB Certified Prfessinal r Certified Technician
More informationThermodynamics and Equilibrium
Thermdynamics and Equilibrium Thermdynamics Thermdynamics is the study f the relatinship between heat and ther frms f energy in a chemical r physical prcess. We intrduced the thermdynamic prperty f enthalpy,
More informationFlipping Physics Lecture Notes: Simple Harmonic Motion Introduction via a Horizontal Mass-Spring System
Flipping Physics Lecture Ntes: Simple Harmnic Mtin Intrductin via a Hrizntal Mass-Spring System A Hrizntal Mass-Spring System is where a mass is attached t a spring, riented hrizntally, and then placed
More informationSystem Non-Synchronous Penetration Definition and Formulation
System Nn-Synchrnus Penetratin Definitin and Frmulatin Operatinal Plicy 27 August 2018 Disclaimer EirGrid as the Transmissin System Operatr (TSO) fr Ireland, and SONI as the TSO fr Nrthern Ireland make
More informationChE 471: LECTURE 4 Fall 2003
ChE 47: LECTURE 4 Fall 003 IDEL RECTORS One f the key gals f chemical reactin engineering is t quantify the relatinship between prductin rate, reactr size, reactin kinetics and selected perating cnditins.
More informationKeywords: Solar cell parameters, combinatorics, characterization of solar cells, shunt resistance, photocurrent, short circuit current.
Jurnal f Electrn evice, Vl. 3, 2005, pp. 71-84 JE [SSN: 1682-3427 ] Jurnal f Electrn evice www.j-elec-dev.rg Cnervatin f Slar Cell Optelectrnic Parameter Nchimunya Mwiinga * epartment f Slar Energy and
More informationGeneral Chemistry II, Unit I: Study Guide (part I)
1 General Chemistry II, Unit I: Study Guide (part I) CDS Chapter 14: Physical Prperties f Gases Observatin 1: Pressure- Vlume Measurements n Gases The spring f air is measured as pressure, defined as the
More informationPRINCIPLES AND PRACTICE OF ENGINEERING ELECTRICAL AND COMPUTER ENGINEERING BREADTH MORNING SAMPLE TEST SOLUTIONS
PRINCIPES AND PRACTICE OF ENGINEERING EECTRICA AND COMPUTER ENGINEERING BREADTH MORNING SAMPE TEST SOUTIONS Slutin (and Tet) by Kenneth. Kaier, P.E., Ph.D. Prfer ECE Department Kettering Univerity Flint,
More informationNGSS High School Physics Domain Model
NGSS High Schl Physics Dmain Mdel Mtin and Stability: Frces and Interactins HS-PS2-1: Students will be able t analyze data t supprt the claim that Newtn s secnd law f mtin describes the mathematical relatinship
More informationEE 108A Lecture 9 (c) 2006 W. J. Dally and D. Black-Schaffer 2
EE108A Lecture 10: Micrcde EE 108A Lecture 9 (c) 2006 W. J. Dally and D. Black-Schaffer 1 Annuncement Prblem et 3 due Lab 4 hint D a gd clean deign Lab 5 and the final prject will reue mt f thi lab Yu
More informationModelling of NOLM Demultiplexers Employing Optical Soliton Control Pulse
Micwave and Optical Technlgy Letters, Vl. 1, N. 3, 1999. pp. 05-08 Mdelling f NOLM Demultiplexers Emplying Optical Slitn Cntrl Pulse Z. Ghassemly, C. Y. Cheung & A. K. Ray Electrnics Research Grup, Schl
More informationTHERMAL-VACUUM VERSUS THERMAL- ATMOSPHERIC TESTS OF ELECTRONIC ASSEMBLIES
PREFERRED RELIABILITY PAGE 1 OF 5 PRACTICES PRACTICE NO. PT-TE-1409 THERMAL-VACUUM VERSUS THERMAL- ATMOSPHERIC Practice: Perfrm all thermal envirnmental tests n electrnic spaceflight hardware in a flight-like
More informationMassachusetts Institute of Technology Dynamics and Control II
I E Maachuett Intitute of Technology Department of Mechanical Engineering 2.004 Dynamic and Control II Laboratory Seion 5: Elimination of Steady-State Error Uing Integral Control Action 1 Laboratory Objective:
More information7-84. Chapter 7 External Forced Convection
Chapter 7 External Frced Cnvectin 7-99 Wind i blwing ver the rf f a hue. The rate f heat tranfer thrugh the rf and the ct f thi heat l fr -h perid are t be deterined. Auptin Steady perating cnditin exit.
More information1 The limitations of Hartree Fock approximation
Chapter: Pst-Hartree Fck Methds - I The limitatins f Hartree Fck apprximatin The n electrn single determinant Hartree Fck wave functin is the variatinal best amng all pssible n electrn single determinants
More informationA Novel Loss Estimation Technique for Power Converters
A Nvel L Etimatin Technique fr Pwer Cnverter K.LAVANYA, B.UMAMAHESWARI, S.K.PATNAIK Department f Electrical an Electrnic Engineering Anna Univerity Chennai-65 INDIA Abtract: - Thi paper preent a feaible
More informationElectric Current and Resistance
Electric Current and Resistance Electric Current Electric current is the rate f flw f charge thrugh sme regin f space The SI unit f current is the ampere (A) 1 A = 1 C / s The symbl fr electric current
More informationB. Definition of an exponential
Expnents and Lgarithms Chapter IV - Expnents and Lgarithms A. Intrductin Starting with additin and defining the ntatins fr subtractin, multiplicatin and divisin, we discvered negative numbers and fractins.
More informationAnalysis and design of an Auxiliary Commutated Full Bridge DC/DC Converter Topology including the effect of Leakage Inductance
Analyi an eign f an Auxiliary mmutate Full Brige D/D nverter Tplgy incluing the effect f eakage nuctance Dheeraj K. Jain raveen K. Jain Haib Zhang Dept. f Electrical & mputer Eng. Dept. f Electrical &
More informationLesson #15. Section BME 373 Electronics II J.Schesser
Feedack and Ocillatr Len # Tranient and Frequency Repne Sectin 9.6- BME 373 Electrnic II J.Scheer 78 Cled-Lp Gain in the Frequency Dmain ume that th the pen-lp gain, and the eedack, β are unctin requency
More information