Available online at ScienceDirect. Procedia Engineering 174 (2017 )

Size: px
Start display at page:

Download "Available online at ScienceDirect. Procedia Engineering 174 (2017 )"

Transcription

1 Available online at ScienceDirect Procedia Engineering 174 (2017 ) th Global Congress on Manufacturing and Management, GCMM 2016 Research on the High resolution precision time-interval measurement methods Jun Zhao*, Zhiliang Zhao, Li Fu units, Huludao City, Liaoning Province,China Abstract High-precision and high-resolution time intervals are needed to improve high-precision measurement in time-frequency measurement system. The paper introduces the measurement technique and design of 1 ns time interval measurement, and analyzes the realization of analog interpolation and high-resolution precision time interval measurement. Research and analysis show that the analog interpolation method can not only meet the high-precision and high-resolution time difference measurement, but also improve the 1 ns time interval measurement The Authors. Published by Elsevier by Elsevier Ltd. Ltd. This is an open access article under the CC BY-NC-ND license ( Peer-review under responsibility of the organizing committee of the 13th Global Congress on Manufacturing and Management. Peer-review under responsibility of the organizing committee of the 13th Global Congress on Manufacturing and Management Keywords: metrology; High resolution; precision measurement; time-interval; simulate interpolation 1. Introduction Precise Time and Time Intervals (PTTI) are very important for all armed force. Now there are many military actions must be dependent on PTTI.In order to meet high precision index requirement of the PTTI measurement system, it requires a high precision, high resolution intervals of time counter. Because of universal time-interval counter can t meet the requirement of measurement, so it needs to use interpolation to realize high precision and high resolution time difference measurement to satisfy the 1ns time-interval measurement. These are two interpolation techniques in the time-interval measurement, one is the digital cursor interpolation; the other is analog interpolation. Digital cursor interpolation is applied to higher precision time interval counter, such as HP5370A time interval counter [1]. It makes the measured resolution at 20 ps (single measurement). But it is difficult to design three digital interpolation triggering phase-locked oscillators. In this paper, the measurement resolution is 1 * Corresponding author. Tel.: address: navy2002cn@126.com The Authors. Published by Elsevier Ltd. This is an open access article under the CC BY-NC-ND license ( Peer-review under responsibility of the organizing committee of the 13th Global Congress on Manufacturing and Management doi: /j.proeng

2 1258 Jun Zhao et al. / Procedia Engineering 174 ( 2017 ) nanosecond, the measured resolution can reach 100 picoseconds from increasing the interpolation clock frequency of 80 MHz to meet the measurement system 1 ns time interval measurement requirements [2]. 2. Time-interval measurement and simulate interpolation technique In the measurement of time interval, quantizing error limits the measured resolution improvement. Measuring time-interval is counting reference clock pulse in a period. Therefore, there is always ±1counting error [3], timeinterval counter quantizing error is ±1 reference clock error. The 100 MHz reference clock counter measures a resolution of 10 ns. But depend on the 1 ns resolution measurement, the clock frequency will improve to 1 GHz above, which the problems such as electromagnetic interference and circuitry problems will be hard to solve properly, so it s not realistic to improve test resolution by unlimited increase clock frequency. Interpolation is an effective method to reduce quantization error. Simulate interpolation is a method which base on time-voltage-digital [4] transform. The paper use simulate interpolation counter to realize high precision and high resolution timeinterval measurement. Time-digital converter is made of input port (Start/Stop and Clock signal), input wave number calibration channel, time-voltage-digital converter cell and microchip. Start/Stop signal reforming trigger Start/Sto -to- Clock Pulse width-voltage Pulse conversion Sample and hold Clock signal Time-voltage-digital conversion microchip Fig. 1 Time-digital conversion unit chart. Start Stop Start-to-Clock Stop-to-Clock tst Precision capacitance charge-discharge V c V d Sample and hold Quick charge tsp Fig. 2. Simulate interpolation method schematic diagram. Simulate interpolation's principle is shown as figure 2. Use a constant source for fast charge, the capacitance which in the pulse width-voltage width conversion unit's voltage is a constant. Before the Start-to-Clock pulse leading edge coming, it begins to discharge in a constant current, when it comes to Start-to-Clock pulse lag edge, discharge ends. So we can find a connection between the pulse and electrical capacitance. It can calculate the Startto-Clock pulse width value tst, by measuring voltage, so we can get the tsp value in the same way. t VT c 0 st, d 0 tsp V0 V0 VT (1)

3 Jun Zhao et al. / Procedia Engineering 174 ( 2017 ) V0 is voltage resolution, Time-digital conversion resolution, it's electrical capacitance complete charge and discharge V0 's time. Fig. 3. Interpolation counting method s timing diagram. Figure 3 is the simulate interpolation counting method s timing diagram. The part between the STARTA rising edge and the STOPA rising edge is to be measured which called time interval T, STARTA XOR STOPA can get the main counter computing interval which is the time interval to be measured. Put the time intervals which is less than the main counter s clock cycle before and after the main counting time interval into TDC for precise time quantization, will get the tst and tsp respectively. The main counter clock cycle is Tc, counting results is Nc. time interval is T can be shown by formula (2). T t t N T st sp c c 3. Overall scheme analysis and the implementation technology approach To meet the precision measuring time interval, it must choose high resolution counter, high resolution can be achieved with high accuracy measurement of the 1 ns time interval counter. 1 ns time interval counter overall scheme shown as figure 4, it composed by two parts which are the main counter and simulation interpolation. It also use rapid ECL circuit and FPGA. Enabling pulse 40M clock signal Slope Sample-andhold conversion Multicycle synchronization time main counter Controler Gate control Enabling pulse interpolation Closed pulse interpolation Main counter computing Time interval computing (2) Closed pulses Slope Sampleand-hold conversion Fig. 4. Time interval counter overall scheme.

4 1260 Jun Zhao et al. / Procedia Engineering 174 ( 2017 ) ns resolution time interval measurement use interpolation. Clock frequency chooses 40MHz. It base on two consideration, on one hand if choose low clock frequency, two clock pulse interval is big, in the condition of AD converter digit is fixed, 1 bit time interval is big, it can t recognize small time interval, it can t improve resolution; On the other hand if choose high clock frequency, the circuit will be too complicated. Fig. 5. Time interval logic generate circuit diagram. Quick time interval logic generate circuit diagram is shown as figure 5, it use ECL circuit, which composed by three series connection trigger and a XOR circuit controller generate time interval to be measurement Start-to-Clock. The simulation interpolation measurement usually begins to measure after 1 clock. In the paper, for guaranteeing measurement accuracy, it measures after the opening and closing, when the reference clock frequency is 40MHz, clock cycle T0 = 25ns, When the time interval T is too small, the current switch rate, charge beginning and end point later time interval-voltage width conversion will change extremely. Therefore, set Start-to-Clock pulse width for T0+T, that is 25-50ns, it will help to eliminate dead zone and zero area nonlinear in the beginning and ends. It s working chart shown as figure 5. Q (XOR output) output port is Start-to-Clock. Digital interpolation layout schematic diagram is shown as figure 6. Before it is triggered, audion Q2 is cut-off, precision integral capacitance Ci is charging through current source I2. It makes the capacitance maintaining a constant voltage. In figure 6, when XOR Q port s output time interval impulse Start-to-Clock leading edge coming, Q2 breakover, capacitance Ci is connecting source I1, it begins to discharge as a constant current (I1-I2), when the Start-to-Clock s lagging edge coming, Q2 is cut-off again, discharge ends. At this time, the voltage of the capacitance and the time interval pulse width has a simple linear relation.

5 Jun Zhao et al. / Procedia Engineering 174 ( 2017 ) Fig. 6. Digital interpolation layout schematic diagram. After discharge, voltage Ci maintains at Ch for a short time after amplification and sample-and-hold. It s sent to a 12 bit converter, the microprocessor can calculate the result. So we can get the high resolution time interval. When we use the 40MHz clock as the reference signal, every two clock pulse interval is 25 ns. Due to the AD converter is 12 bit, 212 = 4096 bit, 25 ns time interval take up two-thirds of 4096 bit, namely 2730 bit, this means that this time-digital converter theoretical resolution is ps / ps/bit. The measuring error is less than 250 ps. It s satisfy the system s error 500 ps. 4. Conclusion PTTI measurement is widely used in communication, electron war, satellite and navigation location and so on. For example, the improving of radar distance-measuring precision depends on the improving of emission and echo pulse time interval precision. Radar PRI's high precision improving is a question of time interval measuring. Multistation location precision improves depend on time interval measuring. Time difference measuring belongs to time interval measuring category. Therefore, precision time interval measuring research is very important. Reference [1] hp 5370B Universal time Interval Counter Operating and Service Manual, 3(1984). [2] Y Wang "High precision time-interval measurement and analysis system" technical report, Unit 89 in of PLA. (2008). [3] T Gu, H J Wang, Y B Xi, etc. Electronics measuring principle, Beijing: mechanical industry press, (2004) [4] A High Resolution Time-to-Digital Converter Based on Time-to-Voltage Interpolation.

ACCUMULATED JITTER MEASUREMENT OF STANDARD CLOCK OSCILLATORS

ACCUMULATED JITTER MEASUREMENT OF STANDARD CLOCK OSCILLATORS METROLOGY AND MEASUREMENT SYSTEMS Index 330930, ISSN 0860-89 www.metrology.pg.gda.pl ACCUMULATED JITTER MEASUREMENT OF STANDARD CLOCK OSCILLATORS Marek Zieliński, Marcin Kowalski, Robert Frankowski, Dariusz

More information

Successive approximation time-to-digital converter based on vernier charging method

Successive approximation time-to-digital converter based on vernier charging method LETTER Successive approximation time-to-digital converter based on vernier charging method Xin-Gang Wang 1, 2, Hai-Gang Yang 1a), Fei Wang 1, and Hui-He 2 1 Institute of Electronics, Chinese Academy of

More information

New frequency counting principle improves resolution

New frequency counting principle improves resolution ew frequency counting principle improves resolution Staffan Johansson, M.Sc. in Applied Physiscs (Marketing Manager at Pendulum Instruments AB, Bromma, Sweden) Abstract: Frequency counters have gone through

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Information The IC6 74HC/HCT/HCU/HCMOS

More information

ORTEC. Time-to-Amplitude Converters and Time Calibrator. Choosing the Right TAC. Timing with TACs

ORTEC. Time-to-Amplitude Converters and Time Calibrator. Choosing the Right TAC. Timing with TACs ORTEC Time-to-Amplitude Converters Choosing the Right TAC The following topics provide the information needed for selecting the right time-to-amplitude converter (TAC) for the task. The basic principles

More information

Synchronous 4 Bit Counters; Binary, Direct Reset

Synchronous 4 Bit Counters; Binary, Direct Reset Synchronous 4 Bit Counters; Binary, Direct Reset This synchronous, presettable counter features an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided

More information

Lecture 9: Digital Electronics

Lecture 9: Digital Electronics Introduction: We can classify the building blocks of a circuit or system as being either analog or digital in nature. If we focus on voltage as the circuit parameter of interest: nalog: The voltage can

More information

Research Article An FPGA-Integrated Time-to-Digital Converter Based on a Ring Oscillator for Programmable Delay Line Resolution Measurement

Research Article An FPGA-Integrated Time-to-Digital Converter Based on a Ring Oscillator for Programmable Delay Line Resolution Measurement Electrical and Computer Engineering, Article ID 230803, 5 pages http://dx.doi.org/10.1155/2014/230803 Research Article An FPGA-Integrated Time-to-Digital Converter Based on a Ring Oscillator for Programmable

More information

Available online at ScienceDirect. Procedia Engineering 161 (2016 ) Žilina, Slovakia

Available online at   ScienceDirect. Procedia Engineering 161 (2016 ) Žilina, Slovakia Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 161 (2016 ) 1057 1063 World Multidisciplinary Civil Engineering-Architecture-Urban Planning Symposium 2016, WMCAUS 2016 Calibration

More information

Nonlinear dynamic simulation model of switched reluctance linear machine

Nonlinear dynamic simulation model of switched reluctance linear machine Procedia Earth and Planetary Science 1 (2009) 1320 1324 Procedia Earth and Planetary Science www.elsevier.com/locate/procedia The 6 th International Conference on Mining Science & Technology Nonlinear

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC0 74C/CT/CU/CMOS ogic Family Specifications The IC0 74C/CT/CU/CMOS ogic Package Information The IC0 74C/CT/CU/CMOS ogic

More information

Available online at ScienceDirect. Procedia Engineering 154 (2016 )

Available online at   ScienceDirect. Procedia Engineering 154 (2016 ) Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 154 (2016 ) 574 581 12th International Conference on Hydroinformatics, HIC 2016 Research on the Strength and Space-time Distribution

More information

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1 Lab 3 Revisited Zener diodes R C 6.091 IAP 2008 Lecture 4 1 Lab 3 Revisited +15 Voltage regulators 555 timers 270 1N758 0.1uf 5K pot V+ V- 2N2222 0.1uf V o. V CC V Vin s = 5 V Vc V c Vs 1 e t = RC Threshold

More information

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter 4-Bit Decade Counter 4-Bit Binary Counter General Description The MM74C90 decade counter and the MM74C93 binary counter and complementary MOS (CMOS) integrated circuits constructed with N- and P-channel

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS

More information

EE115C Digital Electronic Circuits Homework #4

EE115C Digital Electronic Circuits Homework #4 EE115 Digital Electronic ircuits Homework #4 Problem 1 Power Dissipation Solution Vdd =1.0V onsider the source follower circuit used to drive a load L =20fF shown above. M1 and M2 are both NMOS transistors

More information

Robust Speed Controller Design for Permanent Magnet Synchronous Motor Drives Based on Sliding Mode Control

Robust Speed Controller Design for Permanent Magnet Synchronous Motor Drives Based on Sliding Mode Control Available online at www.sciencedirect.com ScienceDirect Energy Procedia 88 (2016 ) 867 873 CUE2015-Applied Energy Symposium and Summit 2015: ow carbon cities and urban energy systems Robust Speed Controller

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC6 74HC/HCT/HCU/HCMOS ogic Package Information The IC6 74HC/HCT/HCU/HCMOS

More information

MOSIS REPORT. Spring MOSIS Report 1. MOSIS Report 2. MOSIS Report 3

MOSIS REPORT. Spring MOSIS Report 1. MOSIS Report 2. MOSIS Report 3 MOSIS REPORT Spring 2010 MOSIS Report 1 MOSIS Report 2 MOSIS Report 3 MOSIS Report 1 Design of 4-bit counter using J-K flip flop I. Objective The purpose of this project is to design one 4-bit counter

More information

Random Number Generator Digital Design - Demo

Random Number Generator Digital Design - Demo Understanding Digital Design The Digital Electronics 2014 Digital Design - Demo This presentation will Review the oard Game Counter block diagram. Review the circuit design of the sequential logic section

More information

ScienceDirect. Contact Deformations under the Influence of Measurement Force

ScienceDirect. Contact Deformations under the Influence of Measurement Force Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 100 (2015 ) 569 573 25th DAAAM International Symposium on Intelligent Manufacturing and Automation, DAAAM 2014 Contact Deformations

More information

Digital Electronics. Delay Max. FF Rate Power/Gate High Low (ns) (MHz) (mw) (V) (V) Standard TTL (7400)

Digital Electronics. Delay Max. FF Rate Power/Gate High Low (ns) (MHz) (mw) (V) (V) Standard TTL (7400) P57/67 Lec9, P Digital Electronics Introduction: In electronics we can classify the building blocks of a circuit or system as being either analog or digital in nature. If we focus on voltage as the circuit

More information

MM74C922 MM74C Key Encoder 20-Key Encoder

MM74C922 MM74C Key Encoder 20-Key Encoder MM74C922 MM74C923 16-Key Encoder 20-Key Encoder General Description The MM74C922 and MM74C923 CMOS key encoders provide all the necessary logic to fully encode an array of SPST switches. The keyboard scan

More information

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department Page 1 of 13 COE 202: Digital Logic Design (3-0-3) Term 112 (Spring 2012) Final

More information

DM7490A Decade and Binary Counter

DM7490A Decade and Binary Counter Decade and Binary Counter General Description The DM7490A monolithic counter contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter

More information

DM74LS90 DM74LS93 Decade and Binary Counters

DM74LS90 DM74LS93 Decade and Binary Counters DM74LS90 DM74LS93 Decade and Binary Counters General Description Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage

More information

CD4029BM CD4029BC Presettable Binary Decade Up Down Counter

CD4029BM CD4029BC Presettable Binary Decade Up Down Counter CD4029BM CD4029BC Presettable Binary Decade Up Down Counter General Description The CD4029BM CD4029BC is a presettable up down counter which counts in either binary or decade mode depending on the voltage

More information

HIGH RESOLUTIO TIME-I TERVAL MEASUREME T SYSTEMS APPLIED TO FLOW MEASUREME T. Sławomir Grzelak, Marcin Kowalski, Jarosław Czoków and Marek Zieliński

HIGH RESOLUTIO TIME-I TERVAL MEASUREME T SYSTEMS APPLIED TO FLOW MEASUREME T. Sławomir Grzelak, Marcin Kowalski, Jarosław Czoków and Marek Zieliński Metrol. Meas. Syst., Vol. XXI (2014), No. 1, pp. 77 84. METROLOGY A D MEASUREME T SYSTEMS Index 330930, ISS 0860-8229 www.metrology.pg.gda.pl HIGH RESOLUTIO TIME-I TERVAL MEASUREME T SYSTEMS APPLIED TO

More information

DM5490 DM7490A DM7493A Decade and Binary Counters

DM5490 DM7490A DM7493A Decade and Binary Counters DM5490 DM7490A DM7493A Decade and Binary Counters General Description Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and

More information

Available online at ScienceDirect. Procedia Computer Science 70 (2015 ) Bengal , India

Available online at   ScienceDirect. Procedia Computer Science 70 (2015 ) Bengal , India Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 70 (2015 ) 153 159 4 th International Conference on Eco-friendly Computing and Communication Systems (ICECCS) Design of

More information

Features. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

Features. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L CD40160BM CD40160BC Decade Counter with Asynchronous Clear CD40161BM CD40161BC Binary Counter with Asynchronous Clear CD40162BM CD40162BC Decade Counter with Synchronous Clear CD40163BM CD40163BC Binary

More information

Features. Y Wide supply voltage range 3V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL compatibility Fan out of 2

Features. Y Wide supply voltage range 3V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL compatibility Fan out of 2 CD40192BM CD40192BC Synchronous 4-Bit Up Down Decade Counter CD40193BM CD40193BC Synchronous 4-Bit Up Down Binary Counter General Description These up down counters are monolithic complementary MOS (CMOS)

More information

Distributed by: www.jameco.com 1-800-831-42 The content and copyrights of the attached material are the property of its owner. INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download:

More information

Available online at ScienceDirect. Procedia Technology 25 (2016 )

Available online at   ScienceDirect. Procedia Technology 25 (2016 ) Available online at www.sciencedirect.com ScienceDirect Procedia Technology 25 (2016 ) 801 807 Global Colloquium in Recent Advancement and Effectual Researches in Engineering, Science and Technology (RAEREST

More information

DM74LS90/DM74LS93 Decade and Binary Counters

DM74LS90/DM74LS93 Decade and Binary Counters DM74LS90/DM74LS93 Decade and Binary Counters General Description Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage

More information

Available online at ScienceDirect. Procedia Engineering 121 (2015 )

Available online at   ScienceDirect. Procedia Engineering 121 (2015 ) Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 121 (2015 ) 2176 2183 9th International Symposium on Heating, Ventilation and Air Conditioning (ISHVAC) and the 3rd International

More information

74LV393 Dual 4-bit binary ripple counter

74LV393 Dual 4-bit binary ripple counter INTEGRATED CIRCUITS Supersedes data of 1997 Mar 04 IC24 Data Handbook 1997 Jun 10 FEATURES Optimized for Low Voltage applications: 1.0 to.6v Accepts TTL input levels between V CC = 2.7V and V CC =.6V Typical

More information

Available online at ScienceDirect. Energy Procedia 57 (2014 ) ISES Solar World Congress

Available online at   ScienceDirect. Energy Procedia 57 (2014 ) ISES Solar World Congress Available online at www.sciencedirect.com ScienceDirect Energy Procedia 57 (214 ) 1613 1622 213 ISES Solar World Congress Theoretical and Experimental Comparison of Box Solar Cookers with and without Internal

More information

PARALLEL DIGITAL-ANALOG CONVERTERS

PARALLEL DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-1 10.2 - PARALLEL DIGITAL-ANALOG CONVERTERS CLASSIFICATION OF DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-2 CURRENT SCALING DIGITAL-ANALOG CONVERTERS GENERAL

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS

More information

MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters

MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters MM54HCT193 MM74HCT193 Synchronous Binary Up Down Counters General Description These high speed synchronous counters utilize advanced silicon-gate CMOS technology to achieve the high noise immunity and

More information

ScienceDirect. Experimental study of influence of movements on airflow under stratum ventilation

ScienceDirect. Experimental study of influence of movements on airflow under stratum ventilation Available online at www.sciencedirect.com ScienceDirect Energy Procedia 7 (15 ) 7 11 th International Building Physics Conference, IBPC 15 Experimental study of influence of movements on airflow under

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic

More information

74LS393 Dual 4-Bit Binary Counter

74LS393 Dual 4-Bit Binary Counter 74LS393 Dual 4-Bit Binary Counter General Description Each of these monolithic circuits contains eight masterslave flip-flops and additional gating to implement two individual four-bit counters in a single

More information

Roger L. Tokheim. Chapter 8 Counters Glencoe/McGraw-Hill

Roger L. Tokheim. Chapter 8 Counters Glencoe/McGraw-Hill Digital Electronics Principles & Applications Sixth Edition Roger L. Tokheim Chapter 8 Counters 2003 Glencoe/McGraw-Hill INTRODUCTION Overview of Counters Characteristics of Counters Ripple Up Counter

More information

Digital Circuits. 1. Inputs & Outputs are quantized at two levels. 2. Binary arithmetic, only digits are 0 & 1. Position indicates power of 2.

Digital Circuits. 1. Inputs & Outputs are quantized at two levels. 2. Binary arithmetic, only digits are 0 & 1. Position indicates power of 2. Digital Circuits 1. Inputs & Outputs are quantized at two levels. 2. inary arithmetic, only digits are 0 & 1. Position indicates power of 2. 11001 = 2 4 + 2 3 + 0 + 0 +2 0 16 + 8 + 0 + 0 + 1 = 25 Digital

More information

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear General Description These J-K Flip-Flops utilize advanced silicon-gate CMOS technology They possess the high noise immunity and low power dissipation of

More information

3 Logic Function Realization with MSI Circuits

3 Logic Function Realization with MSI Circuits 3 Logic Function Realization with MSI Circuits Half adder A half-adder is a combinational circuit with two binary inputs (augund and addend bits) and two binary outputs (sum and carry bits). It adds the

More information

ScienceDirect. Response Spectrum Analysis of Printed Circuit Boards subjected to Shock Loads

ScienceDirect. Response Spectrum Analysis of Printed Circuit Boards subjected to Shock Loads Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 144 (2016 ) 1469 1476 12th International Conference on Vibration Problems, ICOVP 2015 Response Spectrum Analysis of Printed

More information

Sequential Logic Worksheet

Sequential Logic Worksheet Sequential Logic Worksheet Concept Inventory: Notes: D-latch & the Dynamic Discipline D-register Timing constraints for sequential circuits Set-up and hold times for sequential circuits 6.004 Worksheet

More information

Available online at ScienceDirect. Procedia Materials Science 11 (2015 )

Available online at   ScienceDirect. Procedia Materials Science 11 (2015 ) Available online at www.sciencedirect.com ScienceDirect Procedia Materials Science 11 (2015 ) 407 411 5th International Biennial Conference on Ultrafine Grained and Nanostructured Materials, FGNSM15 Simulation

More information

Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. CD4020BC CD4040BC CD4060BC 14-Stage Ripple Carry Binary Counters 12-Stage

More information

Digital Logic Design - Chapter 5

Digital Logic Design - Chapter 5 Digital Logic Design - Chapter 5 S. Design a 2-bit binary up counter a) using positive-edge-triggered D flip-flops. b) using positive-edge-triggered T flip-flops. c) using positive-edge-triggered JK flip-flops.

More information

DATA SHEET. HEF40163B MSI 4-bit synchronous binary counter with synchronous reset. For a complete data sheet, please also download:

DATA SHEET. HEF40163B MSI 4-bit synchronous binary counter with synchronous reset. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF,

More information

Design of Control Modules for Use in a Globally Asynchronous, Locally Synchronous Design Methodology

Design of Control Modules for Use in a Globally Asynchronous, Locally Synchronous Design Methodology Design of Control Modules for Use in a Globally Asynchronous, Locally Synchronous Design Methodology Pradnya Deokar Department of Electrical and Computer Engineering, VLSI Design Research Laboratory, Southern

More information

Available online at ScienceDirect. Procedia Engineering 150 (2016 )

Available online at  ScienceDirect. Procedia Engineering 150 (2016 ) Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 150 (2016 ) 126 131 International Conference on Industrial Engineering, ICIE 2016 The Thermo-Gas-Dynamic Modeling of Afterburning

More information

Measurement of Mean μ-lifetime

Measurement of Mean μ-lifetime Measurement of Mean μ-lifetime Neha Dokania* *INO Graduate Training Programme, TIFR Abstract: The average muon lifetime is determined in the experiment by stopping muons in a plastic scintillator, where

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic

More information

INSTRUMENTAL ENGINEERING

INSTRUMENTAL ENGINEERING INSTRUMENTAL ENGINEERING Subject Code: IN Course Structure Sections/Units Section A Unit 1 Unit 2 Unit 3 Unit 4 Unit 5 Unit 6 Section B Section C Section D Section E Section F Section G Section H Section

More information

Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4

Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4 Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4 4.1.1 Signal... 4 4.1.2 Comparison of Analog and Digital Signal... 7 4.2 Number Systems... 7 4.2.1 Decimal Number System... 7 4.2.2 Binary

More information

Synchronous Sequential Circuit Design. Digital Computer Design

Synchronous Sequential Circuit Design. Digital Computer Design Synchronous Sequential Circuit Design Digital Computer Design Races and Instability Combinational logic has no cyclic paths and no races If inputs are applied to combinational logic, the outputs will always

More information

Available online at ScienceDirect. Procedia Engineering 191 (2017 )

Available online at   ScienceDirect. Procedia Engineering 191 (2017 ) Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 191 (2017 ) 880 885 Symposium of the International Society for Rock Mechanics Influence of Foliation Orientation on Tunnel Behavior

More information

ORTEC. Counters/Ratemeters/ Multichannel Scalers. Choosing the Right Counting Solution. The Basic Functions of Counting Systems

ORTEC. Counters/Ratemeters/ Multichannel Scalers. Choosing the Right Counting Solution. The Basic Functions of Counting Systems Choosing the Right Counting Solution ORTEC offers a variety of instruments to configure counting systems for many applications, from simple to complex. The following descriptions and selection charts will

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specificatio The IC6 74HC/HCT/HCU/HCMOS Logic Package Information The IC6 74HC/HCT/HCU/HCMOS

More information

MM74C912 6-Digit BCD Display Controller Driver MM74C917 6-Digit Hex Display Controller Driver

MM74C912 6-Digit BCD Display Controller Driver MM74C917 6-Digit Hex Display Controller Driver MM74C912 6-Digit BCD Display Controller Driver MM74C917 6-Digit Hex Display Controller Driver General Description The MM74C912 MM74C917 display controllers are interface elements with memory that drive

More information

Lattice Boltzmann simulation of ion and electron transport in lithium ion battery porous electrode during discharge process

Lattice Boltzmann simulation of ion and electron transport in lithium ion battery porous electrode during discharge process Available online at www.sciencedirect.com ScienceDirect Energy Procedia 88 (2016 ) 642 646 CUE2015-Applied Energy Symposium and Summit 2015: Low carbon cities and urban energy systems Lattice Boltzmann

More information

MM74C93 4-Bit Binary Counter

MM74C93 4-Bit Binary Counter MM74C93 4-Bit Binary Counter General Description The MM74C93 binary counter and complementary MOS (CMOS) integrated circuits cotructed with N- and P- channel enhancement mode traistors. The 4-bit binary

More information

Lab #10: Design of Finite State Machines

Lab #10: Design of Finite State Machines Lab #10: Design of Finite State Machines ECE/COE 0501 Date of Experiment: 3/1/2017 Report Written: 3/4/2017 Submission Date: 3/15/2017 Nicholas Haver nicholas.haver@pitt.edu 1 H a v e r PURPOSE The purpose

More information

Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download:

More information

Programmable Timer High-Performance Silicon-Gate CMOS

Programmable Timer High-Performance Silicon-Gate CMOS TECNICAL DATA Programmable Timer igh-performance Silicon-ate CMOS The IW1B programmable timer consists of a 16-stage binary counter, an oscillator that is controlled by external R-C components (2 resistors

More information

Metastability. Introduction. Metastability. in Altera Devices

Metastability. Introduction. Metastability. in Altera Devices in Altera Devices May 1999, ver. 4 Application Note 42 Introduction The output of an edge-triggered flipflop has two valid states: high and low. To ensure reliable operation, designs must meet the flipflop

More information

MM54HC194 MM74HC194 4-Bit Bidirectional Universal Shift Register

MM54HC194 MM74HC194 4-Bit Bidirectional Universal Shift Register MM54HC194 MM74HC194 4-Bit Bidirectional Universal Shift Register General Description This 4-bit high speed bidirectional shift register utilizes advanced silicon-gate CMOS technology to achieve the low

More information

Available online at ScienceDirect. Procedia Engineering 170 (2017 )

Available online at  ScienceDirect. Procedia Engineering 170 (2017 ) Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 170 (2017 ) 410 415 Engineering Physics International Conference, EPIC 2016 Impedance Measurement System of a Biological Material

More information

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter MM74HC4020 MM74HC4040 14-Stage Binary Counter 12-Stage Binary Counter General Description The MM54HC4020/MM74HC4020, MM54HC4040/ MM74HC4040, are high speed binary ripple carry counters. These counters

More information

MM54C14 MM74C14 Hex Schmitt Trigger

MM54C14 MM74C14 Hex Schmitt Trigger MM54C14 MM74C14 Hex Schmitt Trigger General Description The MM54C14 MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement

More information

6 Synchronous State Machine Design

6 Synchronous State Machine Design Design of synchronous counters. Based on the description of the problem, determine the required number n of the FFs - the smallest value of n is such that the number of states N 2 n and the desired counting

More information

Xarxes de distribució del senyal de. interferència electromagnètica, consum, soroll de conmutació.

Xarxes de distribució del senyal de. interferència electromagnètica, consum, soroll de conmutació. Xarxes de distribució del senyal de rellotge. Clock skew, jitter, interferència electromagnètica, consum, soroll de conmutació. (transparències generades a partir de la presentació de Jan M. Rabaey, Anantha

More information

CHW 261: Logic Design

CHW 261: Logic Design CHW 26: Logic Design Instructors: Prof. Hala Zayed Dr. Ahmed Shalaby http://www.bu.edu.eg/staff/halazayed4 http://bu.edu.eg/staff/ahmedshalaby4# Slide Digital Fundamentals CHAPTER 8 Counters Slide 2 Counting

More information

ScienceDirect. Experimental Validation on Lift Increment of a Flapping Rotary Wing with Boring-hole Design

ScienceDirect. Experimental Validation on Lift Increment of a Flapping Rotary Wing with Boring-hole Design Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 99 (2015 ) 1543 1547 APISAT2014, 2014 Asia-Pacific International Symposium on Aerospace Technology, APISAT2014 Experimental

More information

12-Stage Binary Ripple Counter High-Voltage Silicon-Gate CMOS

12-Stage Binary Ripple Counter High-Voltage Silicon-Gate CMOS TECHNICAL DATA IW4040B 2-Stage Binary Ripple Counter High-oltage Silicon-Gate CMOS The IW4040B is ripple-carry binary counter. All counter stages are masterslave flip-flops. The state of a counter advances

More information

54173 DM54173 DM74173 TRI-STATE Quad D Registers

54173 DM54173 DM74173 TRI-STATE Quad D Registers 54173 DM54173 DM74173 TRI-STATE Quad D Registers General Description These four-bit registers contain D-type flip-flops with totempole TRI-STATE outputs capable of driving highly capacitive or low-impedance

More information

Available online at ScienceDirect. Procedia Engineering 91 (2014 ) 63 68

Available online at   ScienceDirect. Procedia Engineering 91 (2014 ) 63 68 Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 9 (204 ) 63 68 XXIII R-S-P seminar, Theoretical Foundation of Civil Engineering (23RSP) (TFOC204) Solving an Unsteady-State

More information

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater

More information

Experimental Verification of a Timing Measurement Circuit With Self-Calibration

Experimental Verification of a Timing Measurement Circuit With Self-Calibration 19 th IEEE IMS3TW, Porto Alegre, Brazil Sept. 17, 2014 Experimental Verification of a Timing Measurement Circuit With Self-Calibration Kateshi Chujyo, Daiki Hirabayashi, Kentaroh Katoh Conbing Li, Yutaroh

More information

Circuits & Numbers. Symbolic Numbers 28/11/ /11/2012 Digital Synchronous Circuit Digital Number Digital Algebra Digital Function

Circuits & Numbers. Symbolic Numbers 28/11/ /11/2012 Digital Synchronous Circuit Digital Number Digital Algebra Digital Function Jean.Vuillemin@ens.fr Circuits & umbers 14/11/2012 Digital Synchronous Circuit Digital umber Digital Algebra Digital Function Symbolic umbers 28/11/2012 Binary Decision Diagram Integer Dichotomy Verification

More information

ENGG 1203 Tutorial _03 Laboratory 3 Build a ball counter. Lab 3. Lab 3 Gate Timing. Lab 3 Steps in designing a State Machine. Timing diagram of a DFF

ENGG 1203 Tutorial _03 Laboratory 3 Build a ball counter. Lab 3. Lab 3 Gate Timing. Lab 3 Steps in designing a State Machine. Timing diagram of a DFF ENGG 1203 Tutorial _03 Laboratory 3 Build a ball counter Timing diagram of a DFF Lab 3 Gate Timing difference timing for difference kind of gate, cost dependence (1) Setup Time = t2-t1 (2) Propagation

More information

Q. 1 Q. 25 carry one mark each.

Q. 1 Q. 25 carry one mark each. GATE 5 SET- ELECTRONICS AND COMMUNICATION ENGINEERING - EC Q. Q. 5 carry one mark each. Q. The bilateral Laplace transform of a function is if a t b f() t = otherwise (A) a b s (B) s e ( a b) s (C) e as

More information

SHM-14 Ultra-Fast, 14-Bit Linear Monolithic Sample-Hold Amplifiers

SHM-14 Ultra-Fast, 14-Bit Linear Monolithic Sample-Hold Amplifiers INNOVATION and EX C ELL E N C E Ultra-Fast, 1-Bit Linear Monolithic Sample-Hold Amplifiers FEATURES Fast acquisition time: 10ns to ±0.1% 0ns to ±0.0% ns to ±0.01% ±0.001% Nonlinearity 6µV rms output noise

More information

Miniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1

Miniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1 19-1948; Rev 1; 3/01 Miniature Electronically Trimmable Capacitor General Description The is a fine-line (geometry) electronically trimmable capacitor (FLECAP) programmable through a simple digital interface.

More information

Available online at ScienceDirect. Procedia Engineering 105 (2015 )

Available online at  ScienceDirect. Procedia Engineering 105 (2015 ) Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 105 (015 ) 64 69 6th BSME International Conference on Thermal Engineering (ICTE 014) Numerical Study of Sub-Nozzle Flows for

More information

Available online at ScienceDirect. Procedia Engineering 157 (2016 )

Available online at  ScienceDirect. Procedia Engineering 157 (2016 ) Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 157 (2016 ) 264 270 IX International Conference on Computational Heat and Mass Transfer, ICCHMT2016 A device for measuring the

More information

ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Following the slides of Dr. Ahmed H. Madian Lecture 10 محرم 1439 ه Winter

More information

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of 27 WORKBOOK Detailed Eplanations of Try Yourself Questions Electrical Engineering Digital Electronics Number Systems and Codes T : Solution Converting into decimal number system 2 + 3 + 5 + 8 2 + 4 8 +

More information

A low pressure meter based on a capacitive micro sensor

A low pressure meter based on a capacitive micro sensor Available online at www.sciencedirect.com Physics Physics Procedia Procedia (9) (9) 1495 153 www.elsevier.com/locate/procedia www.elsevier.com/locate/xxx Proceedings of the JMSM 8 Conference A low pressure

More information

MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC SILICON. Inactive for new design after 7 September 1995

MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC SILICON. Inactive for new design after 7 September 1995 MILITARY SPECIFICATION INCH-POUND MIL-M-38510/2G 8 February 2005 SUPERSEDING MIL-M-38510/2E 24 December 1974 MIL-M-0038510/2F (USAF) 24 OCTOBER 1975 MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

MM74C912 6-Digit BCD Display Controller/Driver

MM74C912 6-Digit BCD Display Controller/Driver 6-Digit BCD Display Controller/Driver General Description The display controllers are interface elements, with memory, that drive a 6-digit, 8-segment LED display. The display controllers receive data

More information

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear September 1983 Revised February 1999 MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear General Description The MM74HC161 and MM74HC163

More information

Available online at ScienceDirect. Procedia Engineering 150 (2016 )

Available online at   ScienceDirect. Procedia Engineering 150 (2016 ) Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 150 (2016 ) 260 265 International Conference on Industrial Engineering, ICIE 2016 Method for Determining of the Valve Cavitation

More information

ITTC Recommended Procedures

ITTC Recommended Procedures 7.5-0 -03-0. Page of 6 CONTENTS PURPOSE OF PROCEDURE EXAMPLE FOR OPEN WATER TEST. Test Design. Measurement System and Procedure.3 Uncertainty Analysis.3. ias Limit.3.. Propeller Geometry.3.. Speed of advance

More information