Continued..& Multiplier

Size: px
Start display at page:

Download "Continued..& Multiplier"

Transcription

1 CS222: Computer Arthmetc : Adder Contnued..& Multpler Dr. A. Sahu Dept of Comp. Sc. & Engg. Indan Insttute of Technology Guwahat 1

2 Outlne Adder Unversal Use (N bt addton) RppleCarry Adder, Full Adder, Adder/Substrator, Algorthmc Adder Scheme Reducng Adder Delay Rpple Carry Adder, Manchester Adder Carry Skp Adder, Carry Select Adder Carry Look Ahead Adder Carry Save Adder (Multple Operand Adder) Multplcaton Algorthms Shft and Add, Sequental Algorthms Array Multpler wth RCA/CSA 2

3 Adder Unversal Use Adder : A = B C Substractor: A = B ( C), 2 s complement Compare : C = A> B? 1 : 0 (A B>0) : 1 : 0 Specal case of compare wth 0 Multply Dvde Mod Floatng pont: Add/sub/mul 3

4 N Bt Rpple Carry Adder: Seres of FA Cells To add two n bt numbers A n-1 B n-1 A 2 B 2 A 1 B 1 A 0 B 0 FA C n... n FA FA FA C 0 S n-1 S 2 S 1 S 0 Adder delay = Tc * n Tc =(C n to C out delay) ofafa A B C out FA C n Sum 4

5 Mathematcally: C & S C =FunC ( x 1,.., x 0, y 1,.., y 0, c n ) S =FunS (x, y, c ) = ( x y c ) mod 2; 5

6 Rpple Carry Adder Analyss x C n =0 y P K P P P G P P P K C Case X Y X Y C 1 Comment Kll (K =1) Kll/Stop C n /C out =0 Propagate P = C Propagate C n C C out =C n Generate (G =1), Generate C out, C out =1 6

7 Propagate, Generate & Kll Case 1 (Kll): k = x y = (x y ) Case 2 (Propagate): p = x XOR y Case 3 (Generate): g = x y Then c 1 = g p c = x y (x XOR y ) c Alternatve t ( (smpler) expresson: c 1 = g a c Snce a = k, we call t "alve" 7

8 Reducng Adder Delay Rpple Carry Adder: N(t c )max(t c,t s ) Reducng Carry Delay t c : Manchester Swtch Changng glnear factor to smaller N/k or logn Carry Look Ahead, Carry Skp, Carry Select, Condtonal Sum Adder Includng a competton sgnal: addton always may not be the worst case. Changng number representaton: Carry Saved Adder 8

9 Swtched Carry Rpple (Manchester) Adder Idea: Fast crcut to propagatng carry chan x y G P K C C

10 Chan Control Swtch Module x y Carry Control GKP g k 1 0 p C 1 C 10

11 Manchester Adder (MRCA) Delay: t sw (n 1)*t p Here t p < t c, so total delay s less Y n 1 X n 1 Y X Y 1 X 1 Y0 X0 CC CC CC CC C n S n 1 S S 1 S 0 11

12 Carry Skp Adder Smaller modfcaton to Rpple Carry Adder Reduce worst case delay by reducng the number of FA cell through carry has to Propagate Dvde n bts n to (n/m) groups of m bts If sum of group s 2 m 11 then carry s propagated Carry s propagated when t propagated by all the bts of the groups P j = p j0 p j1 p j2..p jm 1 C n,j1 = C out, j. P j C n,j P j 12

13 Carry Skp Example P=0 P=1 P=1 P=0 P=1 P= C P C j1 C j 13

14 CSK Module C If Pj=1: smply skp the group j, C n,j1 =C n,j C x j y j P j m m C n,j1 M0M 0 U X 1 C out M bt RCA Group J m C n Module n 1 m m Module m m s j Module 1 m m Module 0 m m CSK Module CSK Module CSK Module CSK Module m m m m 14

15 Carry Skp Path skpped 15

16 Carry Select Adder For a group Sum & Carry s already calculated Smply select based on carry FA FA FA FA FA FA FA FA 16

17 Carry Look Ahead Adder (CLA) Basc Idea: Compute Several Carres Smultaneously and use t As Rpple Carry or MultLevel CLA A3 B3 A2 B2 A1 B1 A0 B0 FA FA FA FA S 3 S2 S 1 S0 C 4 P3 G3 C3 P2 G2 C2 P1 G1 C1 P0 G0 4 Bt Carry Look Ahead Generator 17

18 CLG CLG 1 B A G where C P G C = = C P P... P P... G P = G B A G where C P G C 4) nputs (# of for Avalable P C S = 4) nputs for (# of Avalable 18

19 CLG (Carry Lookahead Generator) C 0 P 1 G 1 P 2 C 1 G 2 C 2 P 3 C 3 G 3 P 4 C 4 G

20 RCA wth CLA unts As Carry are generated wth CLG t takes less tme Module n 1 m m Module m m Module 1 m m Module 0 m m CLA Module CLA Module CLA Module CLA Module m m m m 20

21 2 Levels of look ahead no rpplng a 4..7 of carry c c 0 0 P 0 a 0..3 b s 0..3 G c 4 P 4 b s 4..7 G 4 C 4..7 a c 8 s 8 11 P 8 b s G L A unt c 12 a b s c 16 P 12 G 12

22 Group propagate & generate c 1 = p 0 c 0 g 0 c 2 = p 1 c 1 g 1 = p 1 p 0 c 0 p 1 g 0 g 1 c 3 = p 2 c 2 g 2 = p 2 p 1 p 0 c 0 p 2 p 1 g 0 p 2 g 1 g 2 c 4 = p 3 c 3 g 3 = p 3 p 2 p 1 p 0 c 0 p 3 p 2 p 1 g 0 p 3 p 2 g 1 p 3 g 2 g 3 P 0 = p 3 p 2 p 1 p 0 G 0 = p 3 p 2 p 1 g 0 p 3 p 2 g 1 p 3 g 2 g 3 c 4 = P 0 c 0 G 0

23 Group propagate & generate P = p 3 p 2 p 1 p G = p 3 p 2 p 1 g p 3 p 2 g 1 p 3 g 2 g 3 c 4 = P 0 c 0 G 0 c 8 = P 4 P 0 c 0 P 4 G 0 G 4 c 12 = P 8 P 4 P 0 c 0 P 8 P 4 G 0 P 8 G 4 G 8 c 16 = P 12 P 8 P 4 P 0 c 0 P 12 P 8 P 4 G 0 P 12 P 8 G 4 P 12 G 8 G 12

24 Summery: Two operand Addtons Speedng up addton Rpple carry adder (carry propagate): O(n) Carry C look ahead: O(log n) What about Mult Operand Adder A=N 0 N 1 N 2..N n Where we requre: possbly n multply or advance computng places 24

25 Addng multple operands a3 b3 a2 b2 a1 b1 a0 b0 A B E F e3 e2 e1 e0 Tradtonal Tradtonal adder Adder Tradtonal Tradtonal adder f3 f2 f1 f0 Adder Tradtonal Tradtonal adder Adder S s5 s4 s3 s2 s1 s0

26 Carry save addton b3 e3 f3 b2 e2 f2 b1 e1 f1 b0 e0 f0 A B E F Carry Save Adder a3 a2 a1 a0 s'4 c'3 s'3 c'2 s'2 c'1 s'1 c'0 s'0 Carry save adder Carry Save Carry save adder Adder C' S' Tradtonal Tradtonal adder Adder S s5 s4 s3 s2 s1 s0

27 Multplcaton: paper pencl method A B x x x AxB

28 Multply: Shft & Add Decmal number : 15x20=300, 10x205x20 =300 Bnary number: 1111 X X X X X10100 Sft3(10100) sft2(10100) sft1(10100)sft0(10100) ft0(10100) 1111X X100 Sft5(1111)sft2(1111) f Multplcaton of N bt number, N shft, N Add, f bt s zero don t add Specal addton 28

29 Shft add multpler 0 shft 0 A B 0 sh hft 1 B 1 n 1 = 0 A B = A B 2 shft 2 B 2 shft 3 B 3 A x B

30 Shft add multpler (sequental) n 1 B = A A B 2 = 0 step1: =0; s=0 step1: =0; s=0 step1: =0; s=0 do { do { do { step2: step2: step2: s = A B x 2 f (B ) s = A f (B 0 ) s = A A = 2xA A = 2xA } whle ( < n) B = B/2; } whle ( < n) } whle ( < n)

31 Sequental shft add multpler 1 s A 2n step1: =0; s=0 do { 2n step2: B B f (B 0 ) s = A 0 A = 2xA control B = B/2; 2n } whle (< n)

32 Sequental shft add multpler 2 s n A n B n control step1: =0; s=0 do { step2: f (B 0 )s H = A B 0 step3: s = s/2 B = B/2; } whle ( < n)

33 Sequental shft add multpler 3 A n n s control n step1: =0; s=0 B do { step2: f (s 0 ) s H = A step3: s = s/2; } whle ( < n)

34 Smple Speedng up n 1 A B = = A. B = 0 A B A. B A. B 0 1 n 1 N Addton can be done n parallel n Log(N) steps usng N Adder A.B A.B A.B A.B n 1 34

35 Shft add multpler 0 shft 0 A B 0 sh hft 1 B 1 n 1 = 0 A B = A B 2 shft 2 B 2 shft 3 B 3 A x B

36 Array mult wth carry propagate p13 0 p12 p03 p11 p02 p10 p01 p00 pj = a. bj 0 p23 p22 p21 p20 p33 p32 0 p31 p30 0 s7 s6 s5 s4 s3 s2 s1 s0

37 Array multpler wth carry save pj = a. bj p23 p22 p13 0 p21 p12 p03 p20 p11 p02 0 p10 p01 p00 p33 p32 p31 p s7 s6 s5 s4 s3 s2 s1 s0

38 Summary Speedng up addton Rpple carry adder (carry propagate): O(n) Carry look ahead: O(log n) Speedng up array multpler Usng carry propagate adders: ~ 3 n d Usng carry save adders: ~ 2 n d (here d = delay of 1 bt adder)

39 39

CS221: Digital Design Data Path Components Adder

CS221: Digital Design Data Path Components Adder CS221: Digital Design Data Path Coponents Adder Dr. A. Sahu DeptofCop.Sc.&Engg. Indian Institute of Technology Guwahati Outline Adder: Basic Model Carry Propagation and Generation MachesterAdder Carry

More information

TOPICS MULTIPLIERLESS FILTER DESIGN ELEMENTARY SCHOOL ALGORITHM MULTIPLICATION

TOPICS MULTIPLIERLESS FILTER DESIGN ELEMENTARY SCHOOL ALGORITHM MULTIPLICATION 1 2 MULTIPLIERLESS FILTER DESIGN Realzaton of flters wthout full-fledged multplers Some sldes based on support materal by W. Wolf for hs book Modern VLSI Desgn, 3 rd edton. Partly based on followng papers:

More information

Module #6: Combinational Logic Design with VHDL Part 2 (Arithmetic)

Module #6: Combinational Logic Design with VHDL Part 2 (Arithmetic) ECOM4311 Dgtal Systems Desgn : Combnatonal Logc Desgn wth VHDL Part 2 (Arthmetc) - A crcut that compares dgtal values (.e., Equal, Greater Than, Less Than) Agenda 1. 2. Adders (Rpple Carry, Carry-Look-Ahead)

More information

A Novel, Low-Power Array Multiplier Architecture

A Novel, Low-Power Array Multiplier Architecture A Noel, Low-Power Array Multpler Archtecture by Ronak Bajaj, Saransh Chhabra, Sreehar Veeramachanen, MB Srnas n 9th Internatonal Symposum on Communcaton and Informaton Technology 29 (ISCIT 29) Songdo -

More information

Advanced Algebraic Algorithms on Integers and Polynomials

Advanced Algebraic Algorithms on Integers and Polynomials Advanced Algebrac Algorthms on Integers and Polynomals Analyss of Algorthms Prepared by John Ref, Ph.D. Integer and Polynomal Computatons a) Newton Iteraton: applcaton to dvson b) Evaluaton and Interpolaton

More information

ARITHMETIC COMBINATIONAL MODULES AND NETWORKS

ARITHMETIC COMBINATIONAL MODULES AND NETWORKS ARITHMETIC COMBINATIONAL MODULES AND NETWORKS 1 SPECIFICATION OF ADDER MODULES FOR POSITIVE INTEGERS HALF-ADDER AND FULL-ADDER MODULES CARRY-RIPPLE AND CARRY-LOOKAHEAD ADDER MODULES NETWORKS OF ADDER MODULES

More information

UNIT 4 EXTENDING THE NUMBER SYSTEM Lesson 3: Operating with Complex Numbers Instruction

UNIT 4 EXTENDING THE NUMBER SYSTEM Lesson 3: Operating with Complex Numbers Instruction Prerequste Sklls Ths lesson requres the use of the followng sklls: understandng that multplyng the numerator and denomnator of a fracton by the same quantty produces an equvalent fracton multplyng complex

More information

CSE4210 Architecture and Hardware for DSP

CSE4210 Architecture and Hardware for DSP 4210 Archtecture and Hardware for DSP Lecture 1 Introducton & Number systems Admnstratve Stuff 4210 Archtecture and Hardware for DSP Text: VLSI Dgtal Sgnal Processng Systems: Desgn and Implementaton. K.

More information

A New Design of Multiplier using Modified Booth Algorithm and Reversible Gate Logic

A New Design of Multiplier using Modified Booth Algorithm and Reversible Gate Logic Internatonal Journal of Computer Applcatons Technology and Research A New Desgn of Multpler usng Modfed Booth Algorthm and Reversble Gate Logc K.Nagarjun Department of ECE Vardhaman College of Engneerng,

More information

Lecture 4: Adders. Computer Systems Laboratory Stanford University

Lecture 4: Adders. Computer Systems Laboratory Stanford University Lecture 4: Adders Computer Systems Laboratory Stanford Unversty horowtz@stanford.edu Copyrght 2004 by Mark Horowtz (w/ Fgures from Hgh-Performance Mcroprocessor Desgn IEEE And Fgures from Bora Nkolc 1

More information

Chapter 5 Arithmetic Circuits

Chapter 5 Arithmetic Circuits Chapter 5 Arithmetic Circuits SKEE2263 Digital Systems Mun im/ismahani/izam {munim@utm.my,e-izam@utm.my,ismahani@fke.utm.my} February 11, 2016 Table of Contents 1 Iterative Designs 2 Adders 3 High-Speed

More information

Section 3.6 Complex Zeros

Section 3.6 Complex Zeros 04 Chapter Secton 6 Comple Zeros When fndng the zeros of polynomals, at some pont you're faced wth the problem Whle there are clearly no real numbers that are solutons to ths equaton, leavng thngs there

More information

Speeding up Computation of Scalar Multiplication in Elliptic Curve Cryptosystem

Speeding up Computation of Scalar Multiplication in Elliptic Curve Cryptosystem H.K. Pathak et. al. / (IJCSE) Internatonal Journal on Computer Scence and Engneerng Speedng up Computaton of Scalar Multplcaton n Ellptc Curve Cryptosystem H. K. Pathak Manju Sangh S.o.S n Computer scence

More information

COMBINATIONAL CIRCUITS

COMBINATIONAL CIRCUITS OMINTIONL IRUIT pplcatons Half dder ssumpton : Two one-bt bnary varables and 1 1 1 1 1 1 1 The truth table of the Half dder Parallel dder for -bt varables H Implementaton of the Half dder Least gnfcant

More information

Section 8.3 Polar Form of Complex Numbers

Section 8.3 Polar Form of Complex Numbers 80 Chapter 8 Secton 8 Polar Form of Complex Numbers From prevous classes, you may have encountered magnary numbers the square roots of negatve numbers and, more generally, complex numbers whch are the

More information

Digital Signal Processing

Digital Signal Processing Dgtal Sgnal Processng Dscrete-tme System Analyss Manar Mohasen Offce: F8 Emal: manar.subh@ut.ac.r School of IT Engneerng Revew of Precedent Class Contnuous Sgnal The value of the sgnal s avalable over

More information

Dynamic Programming. Preview. Dynamic Programming. Dynamic Programming. Dynamic Programming (Example: Fibonacci Sequence)

Dynamic Programming. Preview. Dynamic Programming. Dynamic Programming. Dynamic Programming (Example: Fibonacci Sequence) /24/27 Prevew Fbonacc Sequence Longest Common Subsequence Dynamc programmng s a method for solvng complex problems by breakng them down nto smpler sub-problems. It s applcable to problems exhbtng the propertes

More information

CS 140 Lecture 14 Standard Combinational Modules

CS 140 Lecture 14 Standard Combinational Modules CS 14 Lecture 14 Standard Combinational Modules Professor CK Cheng CSE Dept. UC San Diego Some slides from Harris and Harris 1 Part III. Standard Modules A. Interconnect B. Operators. Adders Multiplier

More information

Exercises. 18 Algorithms

Exercises. 18 Algorithms 18 Algorthms Exercses 0.1. In each of the followng stuatons, ndcate whether f = O(g), or f = Ω(g), or both (n whch case f = Θ(g)). f(n) g(n) (a) n 100 n 200 (b) n 1/2 n 2/3 (c) 100n + log n n + (log n)

More information

Bit Juggling. Representing Information. representations. - Some other bits. - Representing information using bits - Number. Chapter

Bit Juggling. Representing Information. representations. - Some other bits. - Representing information using bits - Number. Chapter Representng Informaton 1 1 1 1 Bt Jugglng - Representng nformaton usng bts - Number representatons - Some other bts Chapter 3.1-3.3 REMINDER: Problem Set #1 s now posted and s due next Wednesday L3 Encodng

More information

Chapter 6. BCH Codes

Chapter 6. BCH Codes Wreless Informaton Transmsson System Lab Chapter 6 BCH Codes Insttute of Communcatons Engneerng Natonal Sun Yat-sen Unversty Outlne Bnary Prmtve BCH Codes Decodng of the BCH Codes Implementaton of Galos

More information

Line Drawing and Clipping Week 1, Lecture 2

Line Drawing and Clipping Week 1, Lecture 2 CS 43 Computer Graphcs I Lne Drawng and Clppng Week, Lecture 2 Davd Breen, Wllam Regl and Maxm Peysakhov Geometrc and Intellgent Computng Laboratory Department of Computer Scence Drexel Unversty http://gcl.mcs.drexel.edu

More information

Formulas for the Determinant

Formulas for the Determinant page 224 224 CHAPTER 3 Determnants e t te t e 2t 38 A = e t 2te t e 2t e t te t 2e 2t 39 If 123 A = 345, 456 compute the matrx product A adj(a) What can you conclude about det(a)? For Problems 40 43, use

More information

Multi-layer neural networks

Multi-layer neural networks Lecture 0 Mult-layer neural networks Mlos Hauskrecht mlos@cs.ptt.edu 5329 Sennott Square Lnear regresson w Lnear unts f () Logstc regresson T T = w = p( y =, w) = g( w ) w z f () = p ( y = ) w d w d Gradent

More information

Adders. Today: Adders. EE M216A.:. Fall Prof. Dejan Marković Lecture 9. Basic terminology. Adder building blocks

Adders. Today: Adders. EE M216A.:. Fall Prof. Dejan Marković Lecture 9. Basic terminology. Adder building blocks EE M216.:. Fall 21 Lecture 9 dders Prof. Dejan Markovć ee216a@gmal.com Today: dders asc termnology dder buldng blocks asc adder topologes Lnear adders (n < 16) Fast parallel adders (n > 16) Some examples

More information

Graphical Analysis of a BJT Amplifier

Graphical Analysis of a BJT Amplifier 4/6/2011 A Graphcal Analyss of a BJT Amplfer lecture 1/18 Graphcal Analyss of a BJT Amplfer onsder agan ths smple BJT amplfer: ( t) = + ( t) O O o B + We note that for ths amplfer, the output oltage s

More information

THE CHINESE REMAINDER THEOREM. We should thank the Chinese for their wonderful remainder theorem. Glenn Stevens

THE CHINESE REMAINDER THEOREM. We should thank the Chinese for their wonderful remainder theorem. Glenn Stevens THE CHINESE REMAINDER THEOREM KEITH CONRAD We should thank the Chnese for ther wonderful remander theorem. Glenn Stevens 1. Introducton The Chnese remander theorem says we can unquely solve any par of

More information

A Fast FPGA based Architecture for Determining the Sine and Cosine Value

A Fast FPGA based Architecture for Determining the Sine and Cosine Value Proc. of Int. Conf. on Advances n Communcaton, Network, and Computng, CNC A Fast FPGA based Archtecture for Determnng the Sne and Cosne Value Atanu Dey, Tanma Bhattacharyya, Abul Hasnat and Santanu Halder

More information

DISCRIMINANTS AND RAMIFIED PRIMES. 1. Introduction A prime number p is said to be ramified in a number field K if the prime ideal factorization

DISCRIMINANTS AND RAMIFIED PRIMES. 1. Introduction A prime number p is said to be ramified in a number field K if the prime ideal factorization DISCRIMINANTS AND RAMIFIED PRIMES KEITH CONRAD 1. Introducton A prme number p s sad to be ramfed n a number feld K f the prme deal factorzaton (1.1) (p) = po K = p e 1 1 peg g has some e greater than 1.

More information

Outline. Communication. Bellman Ford Algorithm. Bellman Ford Example. Bellman Ford Shortest Path [1]

Outline. Communication. Bellman Ford Algorithm. Bellman Ford Example. Bellman Ford Shortest Path [1] DYNAMIC SHORTEST PATH SEARCH AND SYNCHRONIZED TASK SWITCHING Jay Wagenpfel, Adran Trachte 2 Outlne Shortest Communcaton Path Searchng Bellmann Ford algorthm Algorthm for dynamc case Modfcatons to our algorthm

More information

VQ widely used in coding speech, image, and video

VQ widely used in coding speech, image, and video at Scalar quantzers are specal cases of vector quantzers (VQ): they are constraned to look at one sample at a tme (memoryless) VQ does not have such constrant better RD perfomance expected Source codng

More information

Outline and Reading. Dynamic Programming. Dynamic Programming revealed. Computing Fibonacci. The General Dynamic Programming Technique

Outline and Reading. Dynamic Programming. Dynamic Programming revealed. Computing Fibonacci. The General Dynamic Programming Technique Outlne and Readng Dynamc Programmng The General Technque ( 5.3.2) -1 Knapsac Problem ( 5.3.3) Matrx Chan-Product ( 5.3.1) Dynamc Programmng verson 1.4 1 Dynamc Programmng verson 1.4 2 Dynamc Programmng

More information

Combinational Circuit Design

Combinational Circuit Design Combnatonal Crcut Desgn Part I: Desgn Procedure and Examles Part II : Arthmetc Crcuts Part III : Multlexer, Decoder, Encoder, Hammng Code Combnatonal Crcuts n nuts Combnatonal Crcuts m oututs A combnatonal

More information

Queueing Networks II Network Performance

Queueing Networks II Network Performance Queueng Networks II Network Performance Davd Tpper Assocate Professor Graduate Telecommuncatons and Networkng Program Unversty of Pttsburgh Sldes 6 Networks of Queues Many communcaton systems must be modeled

More information

Midterm Exam Two is scheduled on April 8 in class. On March 27 I will help you prepare Midterm Exam Two.

Midterm Exam Two is scheduled on April 8 in class. On March 27 I will help you prepare Midterm Exam Two. Announcements Midterm Exam Two is scheduled on April 8 in class. On March 27 I will help you prepare Midterm Exam Two. Chapter 5 1 Chapter 3: Part 3 Arithmetic Functions Iterative combinational circuits

More information

High Performance Rotation Architectures Based on the Radix-4 CORDIC Algorithm

High Performance Rotation Architectures Based on the Radix-4 CORDIC Algorithm IEEE TRANSACTIONS ON COMPUTERS, VOL. 46, NO. 8, AUGUST 997 855 Hgh Performance Rotaton Archtectures Based on the Radx-4 CORDIC Algorthm Elsardo Antelo, Julo Vllalba, Javer D. Bruguera, and Emlo L. Zapata

More information

Department of Electrical & Electronic Engineeing Imperial College London. E4.20 Digital IC Design. Median Filter Project Specification

Department of Electrical & Electronic Engineeing Imperial College London. E4.20 Digital IC Design. Median Filter Project Specification Desgn Project Specfcaton Medan Flter Department of Electrcal & Electronc Engneeng Imperal College London E4.20 Dgtal IC Desgn Medan Flter Project Specfcaton A medan flter s used to remove nose from a sampled

More information

Foundations of Arithmetic

Foundations of Arithmetic Foundatons of Arthmetc Notaton We shall denote the sum and product of numbers n the usual notaton as a 2 + a 2 + a 3 + + a = a, a 1 a 2 a 3 a = a The notaton a b means a dvdes b,.e. ac = b where c s an

More information

EE241 - Spring 2000 Advanced Digital Integrated Circuits. Carry-Skip Adder

EE241 - Spring 2000 Advanced Digital Integrated Circuits. Carry-Skip Adder EE4 - Srng 000 Advanced Dgtal Integrated Crcuts Lecture 6 Adders B. Nkolc Carry-Sk Adder 0 G 0 G G G C,0 C o,0 C o, C o, FA FA FA FA C o, 0 G 0 G G G B= o C,0 C o,0 C o, C o, FA FA FA FA Multlexer Co,

More information

Polynomial Regression Models

Polynomial Regression Models LINEAR REGRESSION ANALYSIS MODULE XII Lecture - 6 Polynomal Regresson Models Dr. Shalabh Department of Mathematcs and Statstcs Indan Insttute of Technology Kanpur Test of sgnfcance To test the sgnfcance

More information

1 Short adders. t total_ripple8 = t first + 6*t middle + t last = 4t p + 6*2t p + 2t p = 18t p

1 Short adders. t total_ripple8 = t first + 6*t middle + t last = 4t p + 6*2t p + 2t p = 18t p UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Study Homework: Arithmetic NTU IC54CA (Fall 2004) SOLUTIONS Short adders A The delay of the ripple

More information

Finding Dense Subgraphs in G(n, 1/2)

Finding Dense Subgraphs in G(n, 1/2) Fndng Dense Subgraphs n Gn, 1/ Atsh Das Sarma 1, Amt Deshpande, and Rav Kannan 1 Georga Insttute of Technology,atsh@cc.gatech.edu Mcrosoft Research-Bangalore,amtdesh,annan@mcrosoft.com Abstract. Fndng

More information

Representations of Elementary Functions Using Binary Moment Diagrams

Representations of Elementary Functions Using Binary Moment Diagrams Representatons of Elementary Functons Usng Bnary Moment Dagrams Tsutomu Sasao Department of Computer Scence and Electroncs, Kyushu Insttute of Technology Izua 82-852, Japan Shnobu Nagayama Department of

More information

Math Review. CptS 223 Advanced Data Structures. Larry Holder School of Electrical Engineering and Computer Science Washington State University

Math Review. CptS 223 Advanced Data Structures. Larry Holder School of Electrical Engineering and Computer Science Washington State University Math Revew CptS 223 dvanced Data Structures Larry Holder School of Electrcal Engneerng and Computer Scence Washngton State Unversty 1 Why do we need math n a data structures course? nalyzng data structures

More information

Logical Effort of Higher Valency Adders

Logical Effort of Higher Valency Adders Logcal Effort of gher Valency Adders Davd arrs arvey Mudd College E. Twelfth St. Claremont, CA Davd_arrs@hmc.edu Abstract gher valency parallel prefx adders reduce the number of logc levels at the expense

More information

Decision Diagrams Derivatives

Decision Diagrams Derivatives Decson Dagrams Dervatves Logc Crcuts Desgn Semnars WS2010/2011, Lecture 3 Ing. Petr Fšer, Ph.D. Department of Dgtal Desgn Faculty of Informaton Technology Czech Techncal Unversty n Prague Evropský socální

More information

NUMERICAL DIFFERENTIATION

NUMERICAL DIFFERENTIATION NUMERICAL DIFFERENTIATION 1 Introducton Dfferentaton s a method to compute the rate at whch a dependent output y changes wth respect to the change n the ndependent nput x. Ths rate of change s called the

More information

Grover s Algorithm + Quantum Zeno Effect + Vaidman

Grover s Algorithm + Quantum Zeno Effect + Vaidman Grover s Algorthm + Quantum Zeno Effect + Vadman CS 294-2 Bomb 10/12/04 Fall 2004 Lecture 11 Grover s algorthm Recall that Grover s algorthm for searchng over a space of sze wors as follows: consder the

More information

Computer Architecture 10. Fast Adders

Computer Architecture 10. Fast Adders Computer Architecture 10 Fast s Ma d e wi t h Op e n Of f i c e. o r g 1 Carry Problem Addition is primary mechanism in implementing arithmetic operations Slow addition directly affects the total performance

More information

Numerical Heat and Mass Transfer

Numerical Heat and Mass Transfer Master degree n Mechancal Engneerng Numercal Heat and Mass Transfer 06-Fnte-Dfference Method (One-dmensonal, steady state heat conducton) Fausto Arpno f.arpno@uncas.t Introducton Why we use models and

More information

Department of Statistics University of Toronto STA305H1S / 1004 HS Design and Analysis of Experiments Term Test - Winter Solution

Department of Statistics University of Toronto STA305H1S / 1004 HS Design and Analysis of Experiments Term Test - Winter Solution Department of Statstcs Unversty of Toronto STA35HS / HS Desgn and Analyss of Experments Term Test - Wnter - Soluton February, Last Name: Frst Name: Student Number: Instructons: Tme: hours. Ads: a non-programmable

More information

Carry Look Ahead Adders

Carry Look Ahead Adders Carry Look Ahead Adders Lesson Objectives: The objectives of this lesson are to learn about: 1. Carry Look Ahead Adder circuit. 2. Binary Parallel Adder/Subtractor circuit. 3. BCD adder circuit. 4. Binary

More information

8.6 The Complex Number System

8.6 The Complex Number System 8.6 The Complex Number System Earler n the chapter, we mentoned that we cannot have a negatve under a square root, snce the square of any postve or negatve number s always postve. In ths secton we want

More information

CS 770G - Parallel Algorithms in Scientific Computing

CS 770G - Parallel Algorithms in Scientific Computing References CS 770G - Parallel Algorthms n Scentfc Computng Parallel Sortng Introducton to Parallel Computng Kumar, Grama, Gupta, Karyps, Benjamn Cummngs. A porton of the notes comes from Prof. J. Demmel

More information

14:332:231 DIGITAL LOGIC DESIGN

14:332:231 DIGITAL LOGIC DESIGN 4:332:23 DIGITAL LOGIC DEIGN Ivan Marsic, Rutgers University Electrical & Computer Engineering Fall 23 Lecture #4: Adders, ubtracters, and ALUs Vector Binary Adder [Wakerly 4 th Ed., ec. 6., p. 474] ingle

More information

CS221: Digital Design. Dr. A. Sahu. Indian Institute of Technology Guwahati

CS221: Digital Design. Dr. A. Sahu. Indian Institute of Technology Guwahati CS221: Digital Design QMLogicMinimization Minimization Dr. A. Sahu DeptofComp.Sc.&Engg. Indian Institute of Technology Guwahati 1 Outline Study of Components Logic Implementation Using MUX & Decoder 4

More information

Variability-Driven Module Selection with Joint Design Time Optimization and Post-Silicon Tuning

Variability-Driven Module Selection with Joint Design Time Optimization and Post-Silicon Tuning Asa and South Pacfc Desgn Automaton Conference 2008 Varablty-Drven Module Selecton wth Jont Desgn Tme Optmzaton and Post-Slcon Tunng Feng Wang, Xaoxa Wu, Yuan Xe The Pennsylvana State Unversty Department

More information

A Novel Feistel Cipher Involving a Bunch of Keys supplemented with Modular Arithmetic Addition

A Novel Feistel Cipher Involving a Bunch of Keys supplemented with Modular Arithmetic Addition (IJACSA) Internatonal Journal of Advanced Computer Scence Applcatons, A Novel Festel Cpher Involvng a Bunch of Keys supplemented wth Modular Arthmetc Addton Dr. V.U.K Sastry Dean R&D, Department of Computer

More information

Multilayer neural networks

Multilayer neural networks Lecture Multlayer neural networks Mlos Hauskrecht mlos@cs.ptt.edu 5329 Sennott Square Mdterm exam Mdterm Monday, March 2, 205 In-class (75 mnutes) closed book materal covered by February 25, 205 Multlayer

More information

Implementation of Parallel Multiplier Accumulator based on Radix-2 Modified Booth Algorithm Shashi Prabha Singh 1 Uma Sharma 2

Implementation of Parallel Multiplier Accumulator based on Radix-2 Modified Booth Algorithm Shashi Prabha Singh 1 Uma Sharma 2 IJSRD - Internatonal Journal for Scentfc Research & Development Vol. 3, Issue 05, 2015 ISSN (onlne): 2321-0613 Implementaton of Parallel Multpler Accumulator based on Radx-2 Modfed Booth Algorthm Shash

More information

Some Consequences. Example of Extended Euclidean Algorithm. The Fundamental Theorem of Arithmetic, II. Characterizing the GCD and LCM

Some Consequences. Example of Extended Euclidean Algorithm. The Fundamental Theorem of Arithmetic, II. Characterizing the GCD and LCM Example of Extended Eucldean Algorthm Recall that gcd(84, 33) = gcd(33, 18) = gcd(18, 15) = gcd(15, 3) = gcd(3, 0) = 3 We work backwards to wrte 3 as a lnear combnaton of 84 and 33: 3 = 18 15 [Now 3 s

More information

NON-LINEAR CONVOLUTION: A NEW APPROACH FOR THE AURALIZATION OF DISTORTING SYSTEMS

NON-LINEAR CONVOLUTION: A NEW APPROACH FOR THE AURALIZATION OF DISTORTING SYSTEMS NON-LINEAR CONVOLUTION: A NEW APPROAC FOR TE AURALIZATION OF DISTORTING SYSTEMS Angelo Farna, Alberto Belln and Enrco Armellon Industral Engneerng Dept., Unversty of Parma, Va delle Scenze 8/A Parma, 00

More information

CALCULUS CLASSROOM CAPSULES

CALCULUS CLASSROOM CAPSULES CALCULUS CLASSROOM CAPSULES SESSION S86 Dr. Sham Alfred Rartan Valley Communty College salfred@rartanval.edu 38th AMATYC Annual Conference Jacksonvlle, Florda November 8-, 202 2 Calculus Classroom Capsules

More information

Logic and Computer Design Fundamentals. Chapter 5 Arithmetic Functions and Circuits

Logic and Computer Design Fundamentals. Chapter 5 Arithmetic Functions and Circuits Logic and Computer Design Fundamentals Chapter 5 Arithmetic Functions and Circuits Arithmetic functions Operate on binary vectors Use the same subfunction in each bit position Can design functional block

More information

On the Interval Zoro Symmetric Single-step Procedure for Simultaneous Finding of Polynomial Zeros

On the Interval Zoro Symmetric Single-step Procedure for Simultaneous Finding of Polynomial Zeros Appled Mathematcal Scences, Vol. 5, 2011, no. 75, 3693-3706 On the Interval Zoro Symmetrc Sngle-step Procedure for Smultaneous Fndng of Polynomal Zeros S. F. M. Rusl, M. Mons, M. A. Hassan and W. J. Leong

More information

Complex Numbers. x = B B 2 4AC 2A. or x = x = 2 ± 4 4 (1) (5) 2 (1)

Complex Numbers. x = B B 2 4AC 2A. or x = x = 2 ± 4 4 (1) (5) 2 (1) Complex Numbers If you have not yet encountered complex numbers, you wll soon do so n the process of solvng quadratc equatons. The general quadratc equaton Ax + Bx + C 0 has solutons x B + B 4AC A For

More information

Computing Correlated Equilibria in Multi-Player Games

Computing Correlated Equilibria in Multi-Player Games Computng Correlated Equlbra n Mult-Player Games Chrstos H. Papadmtrou Presented by Zhanxang Huang December 7th, 2005 1 The Author Dr. Chrstos H. Papadmtrou CS professor at UC Berkley (taught at Harvard,

More information

FE REVIEW OPERATIONAL AMPLIFIERS (OP-AMPS)( ) 8/25/2010

FE REVIEW OPERATIONAL AMPLIFIERS (OP-AMPS)( ) 8/25/2010 FE REVEW OPERATONAL AMPLFERS (OP-AMPS)( ) 1 The Op-amp 2 An op-amp has two nputs and one output. Note the op-amp below. The termnal labeled l wth the (-) sgn s the nvertng nput and the nput labeled wth

More information

Advanced Circuits Topics - Part 1 by Dr. Colton (Fall 2017)

Advanced Circuits Topics - Part 1 by Dr. Colton (Fall 2017) Advanced rcuts Topcs - Part by Dr. olton (Fall 07) Part : Some thngs you should already know from Physcs 0 and 45 These are all thngs that you should have learned n Physcs 0 and/or 45. Ths secton s organzed

More information

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder R. W. Erckson Department of Electrcal, Computer, and Energy Engneerng Unersty of Colorado, Boulder 3.5. Example: ncluson of semconductor conducton losses n the boost conerter model Boost conerter example

More information

FTCS Solution to the Heat Equation

FTCS Solution to the Heat Equation FTCS Soluton to the Heat Equaton ME 448/548 Notes Gerald Recktenwald Portland State Unversty Department of Mechancal Engneerng gerry@pdx.edu ME 448/548: FTCS Soluton to the Heat Equaton Overvew 1. Use

More information

Unit 2: Binary Numbering Systems

Unit 2: Binary Numbering Systems Unt 2: Bnary Numberng Systems Defntons Number bases Numercal representatons. Integer fxed pont. Bnary 2 s complement BCD Addton-subtracton Alphanumercal representatons Basc Bblography Any book on dgtal

More information

Power Efficient Design and Implementation of a Novel Constant Correction Truncated Multiplier

Power Efficient Design and Implementation of a Novel Constant Correction Truncated Multiplier APSIPA ASC 11 X an Power Effcent Desgn and Implementaton of a Novel Constant Correcton Truncated Multpler Yu Ren, Dong Wang, Lebo Lu, Shouy Yn and Shaojun We Tsnghua Unversty, Bejng E-mal: reneereny@gmal.com

More information

HIGH-SPEED MULTI OPERAND ADDITION UTILIZING FLAG BITS VIBHUTI DAVE DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING

HIGH-SPEED MULTI OPERAND ADDITION UTILIZING FLAG BITS VIBHUTI DAVE DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING HIGH-SPEED MULTI OPERAND ADDITION UTILIZING FLAG BITS BY VIBHUTI DAVE DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING Submtted n partal fulfllment of the requrements for the degree of Doctor of Phlosophy

More information

International Journal of Mathematical Archive-3(3), 2012, Page: Available online through ISSN

International Journal of Mathematical Archive-3(3), 2012, Page: Available online through   ISSN Internatonal Journal of Mathematcal Archve-3(3), 2012, Page: 1136-1140 Avalable onlne through www.ma.nfo ISSN 2229 5046 ARITHMETIC OPERATIONS OF FOCAL ELEMENTS AND THEIR CORRESPONDING BASIC PROBABILITY

More information

A Digit Serial Algorithm for the Integer Power Operation

A Digit Serial Algorithm for the Integer Power Operation A Dgt Seral Algorthm for the Integer Power Operaton Abstract We ntroduce a rght-to-left dgt seral algorthm for the nteger power operaton x where x and are postve ntegers. For n-bt words the algorthm utlzes

More information

Clock-Gating and Its Application to Low Power Design of Sequential Circuits

Clock-Gating and Its Application to Low Power Design of Sequential Circuits Clock-Gatng and Its Applcaton to Low Power Desgn of Sequental Crcuts ng WU Department of Electrcal Engneerng-Systems, Unversty of Southern Calforna Los Angeles, CA 989, USA, Phone: (23)74-448 Massoud PEDRAM

More information

Solutions of Boolean equations by orthonormal expansion

Solutions of Boolean equations by orthonormal expansion Solutons of Boolean equatons by orthonormal expanson Vrendra Sule Department of Electrcal Engneerng Indan Insttute of Technology Bombay, Powa Mumba 400076, Inda (vrs@ee.tb.ac.n) December 29, 2012 1 Introducton

More information

Dirichlet s Theorem In Arithmetic Progressions

Dirichlet s Theorem In Arithmetic Progressions Drchlet s Theorem In Arthmetc Progressons Parsa Kavkan Hang Wang The Unversty of Adelade February 26, 205 Abstract The am of ths paper s to ntroduce and prove Drchlet s theorem n arthmetc progressons,

More information

Prof. Dr. I. Nasser Phys 630, T Aug-15 One_dimensional_Ising_Model

Prof. Dr. I. Nasser Phys 630, T Aug-15 One_dimensional_Ising_Model EXACT OE-DIMESIOAL ISIG MODEL The one-dmensonal Isng model conssts of a chan of spns, each spn nteractng only wth ts two nearest neghbors. The smple Isng problem n one dmenson can be solved drectly n several

More information

Notes on Frequency Estimation in Data Streams

Notes on Frequency Estimation in Data Streams Notes on Frequency Estmaton n Data Streams In (one of) the data streamng model(s), the data s a sequence of arrvals a 1, a 2,..., a m of the form a j = (, v) where s the dentty of the tem and belongs to

More information

Example: (13320, 22140) =? Solution #1: The divisors of are 1, 2, 3, 4, 5, 6, 9, 10, 12, 15, 18, 20, 27, 30, 36, 41,

Example: (13320, 22140) =? Solution #1: The divisors of are 1, 2, 3, 4, 5, 6, 9, 10, 12, 15, 18, 20, 27, 30, 36, 41, The greatest common dvsor of two ntegers a and b (not both zero) s the largest nteger whch s a common factor of both a and b. We denote ths number by gcd(a, b), or smply (a, b) when there s no confuson

More information

11 Tail Inequalities Markov s Inequality. Lecture 11: Tail Inequalities [Fa 13]

11 Tail Inequalities Markov s Inequality. Lecture 11: Tail Inequalities [Fa 13] Algorthms Lecture 11: Tal Inequaltes [Fa 13] If you hold a cat by the tal you learn thngs you cannot learn any other way. Mark Twan 11 Tal Inequaltes The smple recursve structure of skp lsts made t relatvely

More information

Least squares cubic splines without B-splines S.K. Lucas

Least squares cubic splines without B-splines S.K. Lucas Least squares cubc splnes wthout B-splnes S.K. Lucas School of Mathematcs and Statstcs, Unversty of South Australa, Mawson Lakes SA 595 e-mal: stephen.lucas@unsa.edu.au Submtted to the Gazette of the Australan

More information

Numbers. Principles Of Digital Design. Number Representations

Numbers. Principles Of Digital Design. Number Representations Prncples Of Dgtal Desgn Numbers Number Representatons Decmal, Bnary Number System Complement Number System Fxed Pont and Floatng Pont Numbers Postonal Number System Each number s represented by a strng

More information

Estimating Delays. Gate Delay Model. Gate Delay. Effort Delay. Computing Logical Effort. Logical Effort

Estimating Delays. Gate Delay Model. Gate Delay. Effort Delay. Computing Logical Effort. Logical Effort Estmatng Delas Would be nce to have a back of the envelope method for szng gates for speed Logcal Effort ook b Sutherland, Sproull, Harrs Chapter s on our web page Gate Dela Model Frst, normalze a model

More information

Quadratic speedup for unstructured search - Grover s Al-

Quadratic speedup for unstructured search - Grover s Al- Quadratc speedup for unstructured search - Grover s Al- CS 94- gorthm /8/07 Sprng 007 Lecture 11 001 Unstructured Search Here s the problem: You are gven a boolean functon f : {1,,} {0,1}, and are promsed

More information

ECE559VV Project Report

ECE559VV Project Report ECE559VV Project Report (Supplementary Notes Loc Xuan Bu I. MAX SUM-RATE SCHEDULING: THE UPLINK CASE We have seen (n the presentaton that, for downlnk (broadcast channels, the strategy maxmzng the sum-rate

More information

Analytical Chemistry Calibration Curve Handout

Analytical Chemistry Calibration Curve Handout I. Quck-and Drty Excel Tutoral Analytcal Chemstry Calbraton Curve Handout For those of you wth lttle experence wth Excel, I ve provded some key technques that should help you use the program both for problem

More information

Chapter 11: Simple Linear Regression and Correlation

Chapter 11: Simple Linear Regression and Correlation Chapter 11: Smple Lnear Regresson and Correlaton 11-1 Emprcal Models 11-2 Smple Lnear Regresson 11-3 Propertes of the Least Squares Estmators 11-4 Hypothess Test n Smple Lnear Regresson 11-4.1 Use of t-tests

More information

Note on EM-training of IBM-model 1

Note on EM-training of IBM-model 1 Note on EM-tranng of IBM-model INF58 Language Technologcal Applcatons, Fall The sldes on ths subject (nf58 6.pdf) ncludng the example seem nsuffcent to gve a good grasp of what s gong on. Hence here are

More information

C/CS/Phy191 Problem Set 3 Solutions Out: Oct 1, 2008., where ( 00. ), so the overall state of the system is ) ( ( ( ( 00 ± 11 ), Φ ± = 1

C/CS/Phy191 Problem Set 3 Solutions Out: Oct 1, 2008., where ( 00. ), so the overall state of the system is ) ( ( ( ( 00 ± 11 ), Φ ± = 1 C/CS/Phy9 Problem Set 3 Solutons Out: Oct, 8 Suppose you have two qubts n some arbtrary entangled state ψ You apply the teleportaton protocol to each of the qubts separately What s the resultng state obtaned

More information

FEEDBACK AMPLIFIERS. v i or v s v 0

FEEDBACK AMPLIFIERS. v i or v s v 0 FEEDBCK MPLIFIERS Feedback n mplers FEEDBCK IS THE PROCESS OF FEEDING FRCTION OF OUTPUT ENERGY (VOLTGE OR CURRENT) BCK TO THE INPUT CIRCUIT. THE CIRCUIT EMPLOYED FOR THIS PURPOSE IS CLLED FEEDBCK NETWORK.

More information

Introduction to Algorithms

Introduction to Algorithms Introducton to Algorthms 6.046J/8.40J Lecture 7 Prof. Potr Indyk Data Structures Role of data structures: Encapsulate data Support certan operatons (e.g., INSERT, DELETE, SEARCH) Our focus: effcency of

More information

A General Mathematical Model of Probabilistic Ripple-Carry Adders

A General Mathematical Model of Probabilistic Ripple-Carry Adders A General Mathematcal Model of Probablstc Rpple-Carry Adders Mark S. K. Lau, Keck-Voon Lng, Yun-Chung Chu, and Arun Bhanu School of Electrcal and Electronc Engneerng Nanyang Technologcal Unversty 5 Nanyang

More information

One-sided finite-difference approximations suitable for use with Richardson extrapolation

One-sided finite-difference approximations suitable for use with Richardson extrapolation Journal of Computatonal Physcs 219 (2006) 13 20 Short note One-sded fnte-dfference approxmatons sutable for use wth Rchardson extrapolaton Kumar Rahul, S.N. Bhattacharyya * Department of Mechancal Engneerng,

More information

Energy Storage Elements: Capacitors and Inductors

Energy Storage Elements: Capacitors and Inductors CHAPTER 6 Energy Storage Elements: Capactors and Inductors To ths pont n our study of electronc crcuts, tme has not been mportant. The analyss and desgns we hae performed so far hae been statc, and all

More information

Chapter 7 Channel Capacity and Coding

Chapter 7 Channel Capacity and Coding Chapter 7 Channel Capacty and Codng Contents 7. Channel models and channel capacty 7.. Channel models Bnary symmetrc channel Dscrete memoryless channels Dscrete-nput, contnuous-output channel Waveform

More information

Brousentsov s Ternary Principle, Bergman s Number System and Ternary Mirror-symmetrical Arithmetic

Brousentsov s Ternary Principle, Bergman s Number System and Ternary Mirror-symmetrical Arithmetic Brousentsov s Ternary Prncple, Bergman s Number System and Ternary Mrror-symmetrcal Arthmetc ALEXEY STAKHOV c Brtsh Computer Socety 00 P.O. Box 878, Vnntsa 7, Ukrane 07 Emal: anna@nest.vnnca.ua We consder

More information

Lecture 3. Ax x i a i. i i

Lecture 3. Ax x i a i. i i 18.409 The Behavor of Algorthms n Practce 2/14/2 Lecturer: Dan Spelman Lecture 3 Scrbe: Arvnd Sankar 1 Largest sngular value In order to bound the condton number, we need an upper bound on the largest

More information