Technology Choices, Challenges and Timing Requirements for Nanolithography at the 32nm Node and Beyond
|
|
- Debra Preston
- 5 years ago
- Views:
Transcription
1 Technology Choices, Challenges and Timing Requirements for Nanolithography at the 32nm Node and Beyond Christof Krautschik Technology & Manufacturing Group External Programs Intel, Santa Clara, CA October 7, 2009 Semicon Europa (Dresden, Germany) 1/36
2 Outline Moore s s Law & the R&D Pipeline (the cost reduction engine) Intel Lithography Roadmap & Technology Choices Immersion Lithography (193i) & Double Pattering (DP) EUV Lithography (EUVL) Summary & Conclusions 2/36
3 Moore s s Law - The cost reduction engine 3/36
4 Moore s s Law Reduced cost is one of the big attractions of integrated electronics, and the cost advantage continues to increase as the technology evolves toward the production of larger and larger circuit functions on a single semiconductor substrate. Electronics, Volume 38, Number 8, April 19, /36
5 Transistors/Die Moore s s Law Spans Multiple Technologies µm 13 Bipolar PMOS NMOS CMOS Voltage Scaling Data (Moore) Memory Microprocessor 1µm 100nm 10nm $ Pwr Eff Scaling Materials Innovation & Source: WSTS/Dataquest/Intel Beyond CMOS? Spin based? Molecular? Other? 10 As the 10 number of transistors 10-1 goes UP Price per transistor goes DOWN /36
6 Suppliers Nat l Labs Unwavering Commitment to Invest in R&D Pipeline Internal Investment University Consortia Beyond 11nm External Research Materials Equipment Structures Processes Pipeline designed to capture and refine innovations Internal Research RP nm 22nm 32nm Pathfinding RP1/D1D Development D1D 45nm Manufacturing D1D/Fabs 6/36
7 Staged Investment Aligned to Risks Step 5 Step 4 Step 3 Step 2 Step 1 External Research $/Year ~ 10 7 Research ~ 10 8 Pathfinding Development Manufacturing ~ 10 9 ~ Risk & Options High Moderate Low Create very early on options externally Evaluate options, collaborate externally Focus on choices, reduce risk Synchronize and integrate Copy exactly, ramp rapidly 7/36
8 Silicon R&D Pipeline 65nm 45nm 32nm 22nm 16nm 11nm Manufacturing Development Research A wide range of technology options are needed in the R&D pipeline to ensure the continuity of Moore s Law. 8/36
9 Consortia Landscape MARCO JR NRI March 2005 niac i IRAI 9/36
10 Lithography Roadmap & Technology Choices 10/36
11 Lithography: Key Driver to Enable Patterning Half-Pitch Reduction g-line (435) i-line (365) DUV (248) EUV DSA E-beam NIL 193i DP 11/36
12 Intel Lithography Roadmap Tech. Node MT1 HP (nm) k1 Potential Approaches Insertion Date 45 nm 80 nm nm, NA= nm 56 nm nm 1.2NA nm 40 nm nm 1.30NA DP or SE w/ Low 2011 k1 16 nm 28 nm 0.52 EUV 0.25NA or 193nm 1.30NA DP nm 20 nm 0.37 EUV > 0.25NA or TBD nm 14 nm TBD EUV TBD 2017 HP = λ k1 NA Intel Metal 1 Half Pitch Scales ~0.7x per Generation from 45 nm HP Intel will Continue to Monitor all Emerging Lithography Technologies 32nm SRA Cell:0.182 um 2 cell size 12/36
13 193 Immersion & Double Patterning 13/36
14 Wafer Immersion Causes Defects! 14/36
15 Steady Improvement in Immersion Defects Levels at the 32nm Node 15/36
16 Rapid SRAM Yield Improvement 90 nm 65 nm 45 nm 32 nm Defect Density (log scale) 2 year Higher Chip Yield nm yield improvement on track for 4Q09 production 16/36
17 32nm Overly Improvements 17/36
18 DPPD vs. SBPD Process Flows Most mature double patterning methods are either LELE (Litho/Etch/Litho/Etch) or LFLE (Litho/Freeze/Litho/Etch) Line DP can be either. Space DP has to be LELE Key challenges are process complexity and synthesis issues in splitting original pattern into two masks Interconnect design rule density is critically dependent on shorting margin between vias and adjacent metal lines Transistor parameters can be affected by asymmetry between the source and drain regions Resist HM Etch X-section LFLE LFLE 29 nm HP 18/36
19 Spacer-Based Pitch Division Patterning Space H/M removed 30 nm L/S Advantages Edge placement accuracy goes (approximately) as ΔCD/2 can be much more accurate than overlay especially for patterning techniques like alternate phasesshifting. Likely to require fewer masks even with trim requirement. Process demonstrated and reasonable from integration standpoint Disadvantages Can only do one feature size or one space difficult for random logic layouts Requires trim mask that could be complicated for random Layouts 19/36
20 Resolution Limits & Challenges for DP/DE Resolution Limits Classical Single Exposure patterning has a theoretical limit of D Patterning (Memory) k1 ~ D Patterning (Logic) ~ DP will reduce k1 from ~0.30 to ~0.20 Challenges Tighter Overlay Requirements: HP/3 ~HP/20. CD control below 50nm Throughput, defects/yield, CoO D Patterning k 1 Limits k1 theoretical k1 manufacturing 0.4 2D Patterning k 1 Limits 0.3 k1 theoretical k1 manufacturing k DE materials k X Exp 2X Exp 2X Pattern 3X Pattern 4X Pattern 0.0 1X Exp 2X Exp 2X Pattern 3X Pattern 4X Pattern Patterning Technique Patterning Technique 20/36
21 EUV Lithography 21/36
22 Micro & Full-Field EUV Tools are Main Vehicles to drive EUV Development Intel s s NA=0.30 EUV Micro Exposure Tool Operational since Jan at Intel, Oregon Nikon EUV 1 (Kumagaya) ASML EUVL Alpha Tool (IMEC) Intel MET Nikon EUV1 ADT 1 Field size 600 x 600 μm 2 26 x 33 mm 2 26 x 33 mm 2 NA Illumination 0.36/0.55 annular sigma+oai 0.5 disk Flare ~7% ~12% ~16% Overlay No Yes Yes 22/36
23 Intel MET : Experimental Conditions λ = 13.5 nm 0.3 NA with 10% Area Central Obscuration Annular Illumination (0.36/0.5) Low Flare ~ 3 (DF) - 7% (BF) Field Size = 600 um x 600 um Developer = NMD-3 TOK 1123 E0 ~ 5.90 mj/cm 2 (2008 LBNL/NIST New Dose Calibration) 2009 Upgrades New EUV collector installed Intel MET Dose Delivery Log New outer shell extended σ outer from 0.55 to 0.65 and has enabled 22nm HP resolution with quadrupole illumination This is the first step in preparation for 0.5 NA MET projection optics (2010) that will enable 14nm HP resolution > 250 Resists Screened in 08. Goal > 500 in 09 23/36
24 Intel MET + Resist Exhibits 22nm HP Resolution % Contrast ILS 30nm HP 28nm HP 26nm HP 24nm HP 22nm HP 20nm HP New Intel MET Quadrupole illumination enables 22 HP resolution 24/36
25 EUV Resist Outgassing Rate 30 hp Champ ASML spec Albany ROX data scaled to HVM outgassing rate shows 30 hp champion is passing existing HVM EUV outgassing target. In general, underlayers + negative tone CARs tend to demonstrate lower outgassing rates. Continuous improvement required to consistently meet both RLS and OR targets for 32 HP and below. 25/36
26 EUV Mechanism * Provides RLS Gain With No Sensitizer With Sensitizer nz 32 ~17.7 Resist A S=13.8 mj; L<5.5 nm 40 NM HP Dose (mj/cm2) Resist Sensitivity Improved 30-50% via Addition of EUV Sensitizing Agents No Loss In Resolution or Degradation in LWR Multiple Suppliers Achieved similar performance nz 32 ~6.3 Resist B S=7.0 mj; L<5.0 nm * Kozawa, et al. JVSTB 25, 2481 (2007) 26/36
27 LWR Reduction Techniques * No Treatmen t Etch/Trim Vapor Hardbake Ozonation Rinse Explored several techniques with leading EUV resist platform Physical (Etch/Trim, Hardbake) Photoresist chemistry independent Chemical (Vapor, Ozonation, Rinse Agent) Photoresist chemistry dependent Techniques that reduce LWR by 20% are worth pursuing Technique LWR reduction (nm) %LWR reduction Etch/Trim Vapor smoothing Hardbake Ozonation Rinse Largest Improvement Observed to date with Rinse Agent * Chandhok et al, J. Vac. Sci. Technol. B, (Nov 2008) 27/36
28 General Mask Specifications: Substrate: Intel Mask Pilot Line & EUV Reticle Specs Intel mask pilot operational since EUV blank starts expected to reach 100. Intel uses absorber coated blanks from suppliers. LTEM Multilayer: 2.5nm Ru capped full ML 40-pairs of Mo-Si Absorber: 87nm TaON/TaN Backside coating: 70nm CrN Final mask EUV peak λ of nm ML: 63.9% Absorber: 0.6% Blank Starts Blank Starts Year forecasted 32 nm Node EUV CH Mask 28/36
29 Intel s s EUVL Mask Pilot Line 29/36
30 OPC minimal due to k 1 ~1 0 nm hammerhead 9 nm hammerhead 18 nm hammerhead Rule based OPC 1. CD bias 2. Corner rounding hammer-head head 3. ETE pull-back 30/36
31 Staggered trenches nm pitch 193nm POR EUV Less corner rounding with EUV 31/36
32 Particle adders associated with Reticle Handling on ADT blank inspection data Procedure Segmented studies Shipping Transfer to reticle boxes at IMEC 50 cycles of load/unload on ADT with clamping Pre and post scans quality area of 142x142 mm 2 with Intel Lasertec M % capture rate for 7 pixels ( 100 nm and above) On average the adders were: Shipping ~ 7 particles Transfer to reticle boxes ~ 4 particles Load/clamp/unclamp/unload cycle on ADT ~ 1 particle added per cycle Load/Unload adders can be reduced if reticle is in library during lifetime - Need a large reticle library All adders can be cleaned off with standard wet chemistries 32/36
33 EUVL Pellicle Development Full Size Pellicle Testing for different Stand-Off Distances Ni Mesh High risk/benefit backup project Ni honey comb mesh with ~50 nm thickness Si membrane. Full size pellicle demonstrated with > 70% single path transmission. Stand-off distance impact currently being studied experimentally on ADT tool impacts CD control. 33/36
34 EUV Litho - Key Infrastructure Gaps SEMATECH s s EUV mask infrastructure strategy is to obtain support from various partners (public and private) Commit most of SEMATECH s s Litho budget to mask infr infrastructure over the next four years. Need industry consensus on required funding to bridge gaps 3 34/36
35 EUV Critical Issues and EUV Focus Areas th International EUVL Symposium Program Steering Committee. Lake Tahoe, October 1, /36
36 Summary & Conclusion Moore s s Law expected to continue at current 2-year 2 cadence well towards the end of next decade. Many innovations in materials & processing are needed besides the capability to pattern smaller dimensions. Immersion lithography entering HVM & approaching dry patterning performance. 193i is expected to carry current roadmap through at least the next two technology generations for logic technology. EUV lithography seems to be the most promising wavelength to become the successor to 193i Suffers from many infrastructure & technical challenges that can only be solved by the industry as a whole (source, mask tools, investments, timing ). Sematech addressing some of the major gaps in the photomask area. 36/36
37 Thank You 37/36
38 FT Example EUV Film Thickness Effects 50 nm HP 80 nm 60 nm 40 nm 20 nm CD (nm) LWR (nm) Dose (mj/ cm 2 ) NODE PC (AR=2) HP 30 HP 20 HP 10 HP 50 nm HP Balance increased film thickness (FT) for max absorption vs. pattern collapse Acceptable levels of dark loss can become a problem in thin films Must understand and account for thin film effects -- film homogeneity, diffusion, thermal / mechanical properties Continually assess FT/ AR; However, reduction in FT may not be possible due to thin film / confinement effects 38/36
39 Trends in EUV Mask Blank Defect Levels Metrology & 2G Deposition tools limit rate of progress and HVM insertion. 39/36
40 EUV Litho - Key Infrastructure Gaps 1. Source readiness: funded by suppliers 2. Zero defect reticle process capability: funded by Intel and is 2009 internal focus 3. EUV AIMS and 3G blank inspection: not funded (cost ~ $150M full industry enabling cost) 4. Blank defect improvement trend: insufficiently funded by suppliers (cost is unknown ~ $50M) 5. Fab reticle quality control infrastructure: not funded (cost ~ $10M single tool cost) 6. Sematech driving Mask EUV Infrastructure effort as of July 09. Technical gaps, especially on the mask defectivity and inspection fronts, will limit EUV HVM insertion if not addressed in time 4 40/36
EUV Lithography Status and Key Challenges for HVM Implementation
EUV Lithography Status and Key Challenges for HVM Implementation Sam Intel Corporation Moore s Law at Intel 10 Feature Size (um) 100 Cell Area (sq um) 1 10 0.5x every 2 years 0.1 1 0.01 1970 1980 1990
More informationEUVL Readiness for High Volume Manufacturing
EUVL Readiness for High Volume Manufacturing Britt Turkot Intel Corporation Outline Exposure Tool Progress Power Availability Intel demo results Reticle Defectivity Pellicle Materials Conclusion 2 Source
More informationOverview of EUV Lithography and EUV Optics Contamination
Accelerating the next technology revolution Overview of EUV Lithography and EUV Optics Contamination Andrea Wüest NIST Contamination WS Gaithersburg, MD June 2, 2009 Copyright 2008 SEMATECH, Inc. SEMATECH,
More informationCurrent status, challenges, and outlook of EUV Lithography for High Volume Manufacturing
Current status, challenges, and outlook of EUV Lithography for High Volume Manufacturing Britt Turkot Intel Corporation Outline Milestone Progress Exposure Tool Reticle Pellicle Infrastructure HVM Considerations
More informationResist material for negative tone development process
Resist material for negative tone development process FUJIFILM Corporation Electronic Materials Research Laboratories P-1 Outline 1. Advantages of negative tone imaging for DP 2. Process maturity of negative
More informationEUV Lithography Towards Industrialization
EUV Lithography Towards Industrialization Wim van der Zande, Director of Research, ASML Dublin Meeting November 2014 Slide 2 Agenda EUV benefit and status at customers Towards higher productivity Summary
More informationHigh NA the Extension Path of EUV Lithography. Dr. Tilmann Heil, Carl Zeiss SMT GmbH
High NA the Extension Path of EUV Lithography Dr. Tilmann Heil, Carl Zeiss SMT GmbH Introduction This talk is about resolution. Resolution λ = k 1 NA High-NA NA 0.33 0.4 0.5 0.6 Resolution @ k1=0.3 single
More informationEUV lithography industrialization for HVM
EUV lithography industrialization for HVM Michael Lercel Director, Strategic Marketing, Tokyo Outline Slide 2 NXE Roadmap NXE:3400B performance Reticle front-side defectivity EUV source roadmap EUV extendibility
More informationActinic review of EUV masks: First results from the AIMS EUV system integration
Invited Paper Actinic review of EUV masks: First results from the AIMS EUV system integration Markus R. Weiss* a, Dirk Hellweg a, Jan Hendrik Peters b, Sascha Perlitz b, Anthony Garetto b, Michael Goldstein
More informationFiducial Marks for EUV mask blanks. Jan-Peter Urbach, James Folta, Cindy Larson, P.A. Kearney, and Thomas White
Fiducial Marks for EUV mask blanks Jan-Peter Urbach, James Folta, Cindy Larson, P.A. Kearney, and Thomas White Fiducial marks are laser scribed on 200 mm wafers to enable defect registration on metrology
More informationThe Impact of EUV on the Semiconductor Supply Chain. Scotten W. Jones President IC Knowledge LLC
The Impact of EUV on the Semiconductor Supply Chain Scotten W. Jones President IC Knowledge LLC sjones@icknowledge.com Outline Why EUV Who needs EUV EUV adoption roadmaps EUV wafer volume projections Impact
More informationProgress on ASML s EUV Alpha Demo Tool
Progress on ASML s EUV Alpha Demo Tool Noreen Harned 1, Peter Kuerz 3, Hans Meiling 2, Bas Mertens 5, Gregor van Baars 4 3rd International EUVL Symposium 2 November 2004 1 ASML, Wilton, CT; 2 ASML, Veldhoven,
More informationEUVL for HVM: Progress Update
EUVL for HVM: Progress Update Mark Phillips Intel Corporation EUVL Workshop, Maui, Hawaii, 17 June 2015, Mark Phillips (Intel) Outline EUV source and system performance EUV/193i complementary patterning
More informationEvolution of Optical Lithography towards 22nm and beyond Donis Flagello
Evolution of Optical Lithography towards 22nm and beyond Donis Flagello Slide 1 ArF water immersion lithography cannot image 32 nm HP in SE 200 Resolution, Shrink (nm) 100 80 60 40 30 AT:1200 Logic NAND
More informationCost of Ownership Considerations for Maskless Lithography
Accelerating the next technology revolution Cost of Ownership Considerations for Maskless Lithography Lloyd C. Litt, SEMATECH Andrea F. Wüest, SEMATECH Copyright 2008 SEMATECH, Inc. SEMATECH, and the SEMATECH
More informationLithography Challenges Moore s Law Rising Costs and Challenges of Advanced Patterning
Lithography Challenges Moore s Law Rising Costs and Challenges of Advanced Patterning SEMI Texas Spring Forum May 21, 2013 Austin, Texas Author / Company / Division / Rev. / Date A smartphone today has
More informationFigure 1 below shows the generic process flow of an LELE method of double patterning.
Multilayer Double Patterning MCEE 505/605 LM&P Rajiv Sejpal (585) 622-8081 rns4256@rit.edu Dept. of Microelectronics Engineering, Rochester Institute of Technology GOAL Due to the delay in next generation
More informationIEUVI Mask Technical Working Group
IEUVI Mask Technical Working Group Proposed changes P37/P38/P40 SEMI standards Thursday, Feb 28, 2008 / Slide 1 Introduction All of the recommendations are driven by the
More informationPhotomasks. Photolithography Evolution 9/11/2004 ECE580- MPE/MASKS/PHOTOMASKS.PPT
Photolithography Evolution 1 : Evolution 2 Photomasks Substrates: Type : thermal expansion Chrome Pellicles Mask: OPC and PSM Fabrication: E-Beam or Laser 3 Photomask Information Websites: http://www.photronics.com/internet/corpcomm/publications/basics101/basics.
More informationChromeless Phase Lithography (CPL)
Chromeless Phase Lithography (CPL) Chromeless Phase Lithography or CPL is a recent development in the area of phase shifting technology that is extending the perceived k 1 limits and has the potential
More informationDan Smith 2016 EUV Mask Pellicle TWG San Jose CA 21 Feb 2016
ASML NXE Pellicle progress update Dan Smith 2016 EUV Mask Pellicle TWG San Jose CA 21 Feb 2016 Contents Slide 2 Introduction: a look back at 2015 NXE Pellicle update Pellicle film development NXE Scanner
More informationUpdate in Material and Process Technologies for 2.5/3D IC Dr. Rainer Knippelmeyer CTO and VP R&D, SÜSS MicroTec AG
Update in Material and Process Technologies for 2.5/3D IC Dr. Rainer Knippelmeyer CTO and VP R&D, SÜSS MicroTec AG TEMPORARY BONDING / DEBONDING AS THIN WAFER HANDLING SOLUTION FOR 3DIC & INTERPOSERS Device
More informationLitho scenario solutions for FinFET SRAM 22nm node
See discussions, stats, and author profiles for this publication at: https://www.researchgate.net/publication/51695 Litho scenario solutions for FinFET SRAM nm node ARTICLE in PROCEEDINGS OF SPIE - THE
More informationAfter Development Inspection (ADI) Studies of Photo Resist Defectivity of an Advanced Memory Device
After Development Inspection (ADI) Studies of Photo Resist Defectivity of an Advanced Memory Device Hyung-Seop Kim, Yong Min Cho, Byoung-Ho Lee Semiconductor R&D Center, Device Solution Business, Samsung
More informationWe published the text from the next page.
Title:Shedding light on EUV mask inspection Authors:Kazunori Seki, Karen Badger, Emily Gallagher, Toshio Konishi, Gregory McIntyre Publisher:Photomask Japan 2012(SPIE) Citation:Kazunori Seki, Karen Badger,
More informationCost Implications of EUV Lithography Technology Decisions
Accelerating the next technology revolution Cost Implications of EUV Lithography Technology Decisions Andrea F. Wüest, SEMATECH Andrew J. Hazelton, Nikon Corporation Greg Hughes, SEMATECH Lloyd C. Litt,
More informationASML Approach to Euv Reticle Handling
ASML Approach to Euv Reticle Handling Mask Workshop Antwerp Henk Meijer 3-October-2003 / Slide 1 Presentation Agenda Unique features of EUV reticles Contamination
More informationSTANDARD: SPECIFICATION FOR PROTECTIVE ENCLOSURE AND CARRIER SYSTEMS USED TO TRANSPORT AND STORE ( INCH EUV RETICLES
Entegris Edit -SEMI Draft Document (10-11-2006 Revision) NEW STANDARD: SPECIFICATION FOR PROTECTIVE ENCLOSURE AND CARRIER SYSTEMS USED TO TRANSPORT AND STORE 6 INCH EUV RETICLES This specification draft
More informationAnalysis of carbon contamination on EUV mask using CSM/ ICS
Analysis of carbon contamination on EUV mask using CSM/ ICS Jae Uk Lee 1, Chang Young Jeong 1, Sangsul Lee 1, Jong Gul Doh 1,, Dong Geun Lee 2, Seong-Sue Kim 2, Han-Ku Cho 2, Seung-yu Rah 3 and Jinho Ahn
More informationEV Group. Enabling processes for 3D interposer. Dr. Thorsten Matthias EV Group
EV Group Enabling processes for 3D interposer Dr. Thorsten Matthias EV Group EV Group in a Nutshell st Our philosophy Our mission in serving next generation application in semiconductor technology Equipment
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationPassionately Innovating With Customers To Create A Connected World
Passionately Innovating With Customers To Create A Connected World Multi Die Integration Can Material Suppliers Meet the Challenge? Nov 14, 2012 Jeff Calvert - R&D Director, Advanced Packaging Technologies
More informationLATEST INSIGHTS IN MATERIAL AND PROCESS TECHNOLOGIES FOR INTERPOSER AND 3D STACKING
LATEST INSIGHTS IN MATERIAL AND PROCESS TECHNOLOGIES FOR INTERPOSER AND 3D STACKING European 3D TSV Summit, January 22-23, 2013, Grenoble Dr. Rainer Knippelmeyer, CTO and VP of R&D, GM Product Line Bonder
More informationResist Materials Issues beyond 22 nm-hp Patterning for EUV Lithography
Resist Materials Issues beyond 22 nm-hp Patterning for EUV Lithography February 26, 2009 Shinji Tarutani FUJIFILM Corporation Research & Development Management Headquarters Electronic Materials Research
More informationPhotolithography II ( Part 1 )
1 Photolithography II ( Part 1 ) Chapter 14 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Bjørn-Ove Fimland, Department of Electronics and Telecommunication, Norwegian University of Science
More informationSensors and Metrology. Outline
Sensors and Metrology A Survey 1 Outline General Issues & the SIA Roadmap Post-Process Sensing (SEM/AFM, placement) In-Process (or potential in-process) Sensors temperature (pyrometry, thermocouples, acoustic
More informationFLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance
1 Seminar Spacer Lithography for Reduced Variability in MOSFET Performance Prof. Tsu-Jae King Liu Electrical Engineering & Computer Sciences Dept. University of California at Berkeley Graduate Student:
More informationEUREKA: A new Industry EUV Research Center at LBNL
EUREKA: A new Industry EUV Research Center at LBNL Patrick Naulleau Center for X-ray Optics Lawrence Berkeley National Laboratory Berkeley Lab MSD Materials Sciences Division 1 Operating model Core operational
More informationMonitoring EUV Reticle Molecular Contamination on ASML s Alpha Demo Tool
Monitoring EUV Reticle Molecular Contamination on ASML s Alpha Demo Tool Uzodinma Okoroanyanwu, 1 Aiqin Jiang, 2 Kornelia Dittmar, 3 Torsten Fahr, 3 Thomas Laursen, 2 Obert Wood, 1 Kevin Cummings, 2 Christian
More informationCurrent development status of Shin-Etsu EUV pellicle
Current development status of Shin-Etsu EUV pellicle Advanced Functional Materials Research Center 1 Why Pellicle for EUV Lithography? Extensive studies on particle addition during reticle transfer have
More informationNanoimprint Lithography
Nanoimprint Lithography Wei Wu Quantum Science Research Advanced Studies HP Labs, Hewlett-Packard Email: wei.wu@hp.com Outline Background Nanoimprint lithography Thermal based UV-based Applications based
More informationChapter 3 : ULSI Manufacturing Technology - (c) Photolithography
Chapter 3 : ULSI Manufacturing Technology - (c) Photolithography 1 Reference 1. Semiconductor Manufacturing Technology : Michael Quirk and Julian Serda (2001) 2. - (2004) 3. Semiconductor Physics and Devices-
More informationTechniques for directly measuring the absorbance of photoresists at EUV wavelengths
Techniques for directly measuring the absorbance of photoresists at EUV wavelengths Manish Chandhok, a Heidi Cao, a Wang Yueh, a Eric Gullikson, b Robert Brainard, c Stewart Robertson c a Intel Corporation,
More informationPhotolithography Overview 9/29/03 Brainerd/photoclass/ECE580/Overvie w/overview
http://www.intel.com/research/silicon/mooreslaw.htm 1 Moore s law only holds due to photolithography advancements in reducing linewidths 2 All processing to create electric components and circuits rely
More informationTechnologies VII. Alternative Lithographic PROCEEDINGS OF SPIE. Douglas J. Resnick Christopher Bencher. Sponsored by. Cosponsored by.
PROCEEDINGS OF SPIE Alternative Lithographic Technologies VII Douglas J. Resnick Christopher Bencher Editors 23-26 February 2015 San Jose, California, United States Sponsored by SPIE Cosponsored by DNS
More informationADVANCED IMAGING AND OVERLAY PERFORMANCE OF A DUV STEP & SCAN SYSTEM
ADVANCED IMAGING AND OVERLAY PERFORMANCE OF A DUV STEP & SCAN SYSTEM Jan van Schoot, Bert Koek, Chris de Mol, Peter van Oorschot. ASML Veldhoven, The Netherlands This paper was first presented at the Semicon/
More informationT h e Y i e l d M a n a g e m e n t C o m p a n y Electrostatic Compatibility in Photolithography An OEM perspective
T h e Y i e l d M a n a g e m e n t C o m p a n y Electrostatic Compatibility in Photolithography An OEM perspective Jeff Bruner Compliance Engineering Project Manager KLA-Tencor RAPID Division Topics
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationEV Group. Engineered Substrates for future compound semiconductor devices
EV Group Engineered Substrates for future compound semiconductor devices Engineered Substrates HB-LED: Engineered growth substrates GaN / GaP layer transfer Mobility enhancement solutions: III-Vs to silicon
More informationnmos IC Design Report Module: EEE 112
nmos IC Design Report Author: 1302509 Zhao Ruimin Module: EEE 112 Lecturer: Date: Dr.Zhao Ce Zhou June/5/2015 Abstract This lab intended to train the experimental skills of the layout designing of the
More informationHigh Optical Density Photomasks For Large Exposure Applications
High Optical Density Photomasks For Large Exposure Applications Dan Schurz, Warren W. Flack, Makoto Nakamura Ultratech Stepper, Inc. San Jose, CA 95134 Microlithography applications such as advanced packaging,
More informationLawrence Berkeley National Laboratory Lawrence Berkeley National Laboratory
Lawrence Berkeley National Laboratory Lawrence Berkeley National Laboratory Title Spatial scaling metrics of mask-induced induced line-edge roughness Permalink https://escholarship.org/uc/item/5rc666c3
More informationDouble patterning for 32nm and below: an update. Jo Finders, Mircea Dusa, Bert Vleeming, Birgitt Hepp, Henry Megens ASML
Double patterning for 32nm and below: an update Jo Finders, Mircea Dusa, Bert Vleeming, Birgitt Hepp, Henry Megens ASML Mireille Maenhoudt, Shaunee Cheng, Tom Vandeweyer IMEC / Slide 1
More informationTilted ion implantation as a cost-efficient sublithographic
Tilted ion implantation as a cost-efficient sublithographic patterning technique Sang Wan Kim 1,a), Peng Zheng 1, Kimihiko Kato 1, Leonard Rubin 2, Tsu-Jae King Liu 1 1 Department of Electrical Engineering
More informationDouble patterning for 32nm and below: an update. ASML US Inc, 4211 Burton Dr. Santa Clara, CA, USA. IMEC vzw, Kapeldreef 75, B-3001 Heverlee, Belgium;
Double patterning for 32nm and below: an update Jo Finders (a), Mircea Dusa (b) Bert Vleeming (a) Henry Megens (a) Birgitt Hepp (a) Mireille Maenhoudt (c), Shaunee Cheng (c), Tom Vandeweyer (c) (a) ASML,
More informationSHRINK. STACK. INTEGRATE.
SHRINK. STACK. INTEGRATE. SUSS MICROTEC PRODUCT PORTFOLIO SHAPING THE FUTURE With more than 60 years of engineering experience SUSS MicroTec is a leading supplier of process equipment for microstructuring
More informationComparison of Techniques to Measure the Point Spread Function due to Scatter and Flare in EUV Lithography Systems
Metrology, 61 Comparison of Techniques to Measure the Point Spread Function due to Scatter and Flare in EUV Lithography Systems Manish Chandhok,, Sang H. Lee, Christof Krautschik, Guojing Zhang, Bryan
More informationMask Characterization for Double Patterning Lithography
Mask Characterization for Double Patterning Lithography Karsten Bubke 1, Eric Cotte 1, Jan Hendrik Peters 1, Robert de Kruif, Mircea Dusa 3, Joerg Fochler 4, Brid Connolly 4 1 Advanced Mask Technology
More informationStatus of EUV Sources for Mask Metrology
Status of EUV Sources for Mask Metrology Vivek Bakshi, Ph.D. EUV Litho Inc. 10202 Womack Road, Austin, TX 78748 USA www.euvlitho.com vivek.bakshi@euvlitho.com Outline Background Current Technology Status
More informationEUV Lithography and EUVL sources: from the beginning to NXE and beyond. V. Banine
EUV Lithography and EUVL sources: from the beginning to NXE and beyond. V. Banine Content EUV lithography: History and status EUV sources- historical perspective: Age of choice Age of Xe Age of Sn Age
More informationHigh Accuracy EUV Reflectometry and Scattering at the Advanced Light Source
High Accuracy EUV Reflectometry and Scattering at the Advanced Light Source Eric Gullikson Lawrence Berkeley National Laboratory 1 Reflectometry and Scattering Beamline (ALS 6.3.2) Commissioned Fall 1994
More informationCritical Dimension Uniformity using Reticle Inspection Tool
Critical Dimension Uniformity using Reticle Inspection Tool b Mark Wylie, b Trent Hutchinson, b Gang Pan, b Thomas Vavul, b John Miller, b Aditya Dayal, b Carl Hess a Mike Green, a Shad Hedges, a Dan Chalom,
More informationFOR SEMICONDUCTORS 2009 EDITION METROLOGY
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2009 EDITION METROLOGY THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS PERTAINING
More informationWet Chemical Processing with Megasonics Assist for the Removal of Bumping Process Photomasks
Wet Chemical Processing with Megasonics Assist for the Removal of Bumping Process Photomasks Hongseong Sohn and John Tracy Akrion Systems 6330 Hedgewood Drive, Suite 150 Allentown, PA 18106, USA Abstract
More informationLecture 14 Advanced Photolithography
Lecture 14 Advanced Photolithography Chapter 14 Wolf and Tauber 1/74 Announcements Term Paper: You are expected to produce a 4-5 page term paper on a selected topic (from a list). Term paper contributes
More informationWavelength-Specific Reflections A Decade of EUV Mask Inspection Research
Wavelength-Specific Reflections A Decade of EUV Mask Inspection Research Kenneth Goldberg, Iacopo Mochi Lawrence Berkeley National Laboratory 1 The main things you need to know EUV reticle Samsung 2007
More informationNANO-CMOS DESIGN FOR MANUFACTURABILILTY
NANO-CMOS DESIGN FOR MANUFACTURABILILTY Robust Circuit and Physical Design for Sub-65nm Technology Nodes Ban Wong Franz Zach Victor Moroz An u rag Mittal Greg Starr Andrew Kahng WILEY A JOHN WILEY & SONS,
More informationMICRO AND NANOPROCESSING TECHNOLOGIES
LECTURE 5 MICRO AND NANOPROCESSING TECHNOLOGIES Introduction Ion lithography X-ray lithography Soft lithography E-beam lithography Concepts and processes Lithography systems Masks and resists Chapt.9.
More informationTECHNOLOGY ROADMAP METROLOGY 2013 EDITION FOR THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2013 EDITION METROLOGY THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS PERTAINING
More informationUV2Litho Usable Vacuum Ultra Violet Lithography
UV2Litho Usable Vacuum Ultra Violet Lithography A.M. Goethals, R. Jonckheere, F. Van Roey, Jan Hermans, A. Eliat, K. Ronse (IMEC) P. Wong (ASML) P. Zandbergen (Philips) M. Vasconi, E. Severgnini (STMicroelectronics
More informationImportant challenge for the extension of Spacer DP process
Important challenge for the extension of Spacer DP process H. Yaegashi Tokyo Electron Limited Leading-edge Process development center Kobe, JAPAN 21 October 2010 1 Outline Background Lithographic scaling
More informationDiscussions start next week Labs start in week 3 Homework #1 is due next Friday
EECS141 1 Discussions start next week Labs start in week 3 Homework #1 is due next Friday Everyone should have an EECS instructional account Use cory, quasar, pulsar EECS141 2 1 CMOS LEAKAGE CHARACTERIZATION
More informationFabrication of EUVL Micro-field Exposure Tools with 0.5 NA
Fabrication of EUVL Micro-field Exposure Tools with 0.5 NA EUV Litho, June 15 th, 2016 Luc Girard 1, Lou Marchetti 1, Jim Kennon 2, Bob Kestner 2, Regina Soufli 3, Eric Gullickson 4 1 Zygo Corporation,
More informationA Straight Forward Path (Roadmap) to EUV High Brightness LPP Source
Introduction and Outline A Straight Forward Path (Roadmap) to EUV High Brightness LPP Source Rainer Lebert, AIXUV Target Features of High Brightness EUV Source LPP Concept to reach Specification Target
More informationDesign Study. Carl Zeiss Microelectronic Systems GmbH Enabling the Nano-Age World
Carl Zeiss Microelectronic Systems GmbH Enabling the Nano-Age World,AIMS EUV Development Design Study Karl-Heinz Bechstein, Mathias Esselbach, Wolfgang Harnisch, Norbert Rosenkranz, Thomas Scherübl, Holger
More informationTaurus-Topography. Topography Modeling for IC Technology
SYSTEMS PRODUCTS LOGICAL PRODUCTS PHYSICAL IMPLEMENTATION SIMULATION AND ANALYSIS LIBRARIES TCAD Aurora DFM WorkBench Davinci Medici Raphael Raphael-NES Silicon Early Access TSUPREM-4 Taurus-Device Taurus-Lithography
More informationCharacterization of Optical Proximity Correction Features
Characterization of Optical Proximity Correction Features John Allgair, Michelle Ivy, Kevin Lucas, John Sturtevant Motorola APRDL, Austin, TX 7871 Richard Elliott, Chris A. Mack, Craig MacNaughton, John
More information193 nm STEP AND SCAN LITHOGRAPHY
193 nm STEP AND SCAN LITHOGRAPHY Guy Davies, Judon Stoeldraijer, Barbra Heskamp, Jan Mulkens, Joost Sytsma, Hans Bakker ASML BV, De Run 111, 553 LA Veldhoven, The Netherlands Holger Glatzel, Christian
More informationResist-outgas testing and EUV optics contamination at NIST
1 2012 International Workshop on EUVL, Maui, HI Resist-outgas testing and EUV optics contamination at NIST Shannon Hill, Nadir Faradzhev, Charles Tarrio, Steve Grantham, Lee Richter and Tom Lucatorto National
More informationSelf-study problems and questions Processing and Device Technology, FFF110/FYSD13
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
More informationSpectroscopic Critical Dimension technology (SCD) for Directed Self Assembly
Spectroscopic Critical Dimension technology (SCD) for Directed Self Assembly Senichi Nishibe a, Thaddeus Dziura a, Venkat Nagaswami a, Roel Gronheid b a KLA-Tencor Corporation, 1 Technology Drive, Milpitas
More informationEffects of Chrome Pattern Characteristics on Image Placement due to the Thermomechanical Distortion of Optical Reticles During Exposure
Effects of Chrome Pattern Characteristics on Image Placement due to the Thermomechanical Distortion of Optical Reticles During Exposure A. Abdo, ab L. Capodieci, a I. Lalovic, a and R. Engelstad b a Advanced
More informationCarrier Transport by Diffusion
Carrier Transport by Diffusion Holes diffuse ÒdownÓ the concentration gradient and carry a positive charge --> hole diffusion current has the opposite sign to the gradient in hole concentration dp/dx p(x)
More informationPatterning Challenges and Opportunities: Etch and Film
Patterning Challenges and Opportunities: Etch and Film Ying Zhang, Shahid Rauf, Ajay Ahatnagar, David Chu, Amulya Athayde, and Terry Y. Lee Applied Materials, Inc. SEMICON, Taiwan 2016 Sept. 07-09, 2016,
More informationCompetitive Semiconductor Manufacturing
Competitive Semiconductor Manufacturing Prof. Robert C. Leachman Director, Competitive Semiconductor Manufacturing Program University of California at Berkeley Jan 16, 2007 Jan. 16, 2007 RCL - CSM Findings
More informationINTERNATIONAL TECHNOLOGY ROADMAP SEMICONDUCTORS 2001 EDITION METROLOGY FOR
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2001 EDITION METROLOGY TABLE OF CONTENTS Scope... 1 Infrastructure Needs... 2 Difficult Challenges... 2 Technology Requirements... 4 Measurements for
More informationHyper-NA imaging of 45nm node random CH layouts using inverse lithography
Hyper-NA imaging of 45nm node random CH layouts using inverse lithography E. Hendrickx* a, A. Tritchkov b, K. Sakajiri b, Y. Granik b, M. Kempsell c, G. Vandenberghe a a IMEC, Kapeldreef 75, B-3001, Leuven,
More informationChapter 2. Design and Fabrication of VLSI Devices
Chapter 2 Design and Fabrication of VLSI Devices Jason Cong 1 Design and Fabrication of VLSI Devices Objectives: To study the materials used in fabrication of VLSI devices. To study the structure of devices
More informationS No. Questions Bloom s Taxonomy Level UNIT-I
GROUP-A (SHORT ANSWER QUESTIONS) S No. Questions Bloom s UNIT-I 1 Define oxidation & Classify different types of oxidation Remember 1 2 Explain about Ion implantation Understand 1 3 Describe lithography
More informationE152 Standard Revision: EUV-pod Reticle Carrier
E152 Standard Revision: EUV-pod Reticle Carrier February 27, 2011, San Jose EUV Reticle Handling TF Co-chairs/Key Contributors: Long He (Intel), David Halbmaier (Entegris), John Lystad (Entegris), John
More informationOptical Design for Affordable EUV Lithography Michael Goldstein, Ph.D. Vivek Bakshi, Ph.D. October 31, 2007
Optical Design for Affordable EUV Lithography Michael Goldstein, Ph.D. Vivek Bakshi, Ph.D. October 31, 2007 Advanced Materials Research Center, AMRC, International SEMATECH Manufacturing Initiative, and
More informationCURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM
U.S. -KOREA Forums on Nanotechnology 1 CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM February 17 th 2005 Eung-Sug Lee,Jun-Ho Jeong Korea Institute of Machinery & Materials U.S. -KOREA Forums
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objectives Identify at least two
More informationNanoparticle Contamination Control and Metrology for the EUVL Systems
Nanoparticle Contamination Control and Metrology for the EUVL Systems David Y. H. Pui Distinguished McKnight University Professor Mechanical Engineering Department University of Minnesota Jing Wang Assistant
More informationFabrication Engineering at the Micro- and Nanoscale, by Stephen Campbell, 4 th Edition, Oxford University Press
Fabrication Engineering at the Micro- and Nanoscale, by Stephen Campbell, 4 th Edition, Oxford University Press Errata, by Chris Mack, chris@lithoguru.com While teaching out of this book at the University
More informationLecture 1: Circuits & Layout
Lecture 1: Circuits & Layout Outline q A Brief History q CMOS Gate esign q Pass Transistors q CMOS Latches & Flip-Flops q Standard Cell Layouts q Stick iagrams 2 A Brief History q 1958: First integrated
More informationLecture 8. Photoresists and Non-optical Lithography
Lecture 8 Photoresists and Non-optical Lithography Reading: Chapters 8 and 9 and notes derived from a HIGHLY recommended book by Chris Mack, Fundamental Principles of Optical Lithography. Any serious student
More informationImpact of Pellicle on Overlay in Double Patterning Lithography
Impact of Pellicle on Overlay in Double Patterning Lithography Oliver Loeffler 1, Frank Laske 2, Michael Ferber 2, Klaus-Dieter Roeth 2, Lin Chua 3, You Seung Jin 3, Gino Marcuccilli 3, Venkat Nagaswami
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Oldham Fall 1999
UNIVERSITY OF CLIFORNI College of Engineering Department of Electrical Engineering and Computer Sciences Professor Oldham Fall 1999 EECS 40 FINL EXM 13 December 1999 Name: Last, First Student ID: T: Kusuma
More informationDesign of Attenuated Phase-shift shift Mask with ITO Absorber for Extreme Ultraviolet Lithography
MA-P18 7 EUVL Symposium Design of Attenuated Phase-shift shift Mask with Absorber for Extreme Ultraviolet Lithography Hee Young Kang and Chang Kwon Hwangbo Department of Physics, Inha University, Incheon
More information