Ph
|
|
- Jessie Byrd
- 5 years ago
- Views:
Transcription
1 BSNL JTO 9 DETAILED SOLUTION 1 BSNL Junior Telecom Officers-JTO 9 SOLUTIONS Engineers Institute of India-Eii offers exclusive coaching program for JTO preparations under team of JTO and working professional from BSNL. JTO coaching program for BSNL JTO 16 Vacancy JTO classroom coaching JTO Postal correspondence coaching JTO All India Test series Highest selections in JTO with 8 rank under All India 5 Rank To buy these books online your Name, Phone at eiidelhi@gmail.com Ph ENGINEERS INSTITUTE OF INDIA 16 All Rights Reserved Address : 8-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi Ph
2 BSNL JTO 9 DETAILED SOLUTION Junior Telecom Officers-JTO 9 SOLUTIONS Technical Section - I 4. Pinch off voltage is define as the minimum drain to source voltage where I D enters into saturation. 7. GaAs is the direct bandgap material in which most of the energy will be released in the form of light during recombination. 9. Schottky diode contains a metal-semiconductor junction. 1. In n type semiconductor, concentration of holes is equal to n Pn n 1. Given: V 1 = AV BI, I 1 = CV DI I1 CV DI Now the admittance looking into the port-1 is, Y V AV BI Now V = I R L CIRL DI CRL D Y AI R BI AR B L L i n 1 1. LED is device which converts electrical energy into optical energy, this process is called electorluminescence I k 1 RK R1 R RN I 5º(5 ) J I1 5 J 5 J ENGINEERS INSTITUTE OF INDIA 16 All Rights Reserved Address : 8-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi Ph
3 BSNL JTO 9 DETAILED SOLUTION 14º(5 ) J I1 1º VAB 5 J (5 I 1 9) 17 º 16. Given: l, we know that, for lossless transmission line Zin = Z L 18. We know that, for a rectangular waveguide cut off frequency is given by; m n C fc a b For m = 1, n = or n = 1, m = i..e, TE 1 and TE 1 mode have the least f c. If a > b, then TE 1 is dominant mode, having least f c. 19. Radiation resistance of a quarter wave monopole is R r = 6.5 Rm 1. We know, shunt resistance Rsh m 1 Here, R m = 1 I 1 m 1 I.1 m 1 R sh We know, Diode current I e 1/( I Amp ID I e. Given: D = D 1 and l = 4l 1 We know that, Resistance of wire is given by, l R resistivity A l R D /4 l1 R1 D /4 1 l 4l R /4 4 /4 1 D D1 4l R R 1 1 D1 V / V T 1. Given: L = H, A = 1 mm, D = 1m di Now voltage, V L dt ENGINEERS INSTITUTE OF INDIA 16 All Rights Reserved Address : 8-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi Ph
4 BSNL JTO 9 DETAILED SOLUTION 4 4. Given: R H = m /c = 9 1 m We know that, Mobility = R H m V S 91 and carrier density = 1 qr /m The conductivity of a semiconductor is = nq n + pq p (1) By mass action law, n i P=...() n From (1) and (), ni nqn q p n d 1 Now qn n 1 q p dn n d Now for minimum conductivity, dn n ni 6. We know that, 7. We know that, p n 1.4 () m E g H m m Z For lossless transmission line with L JZ ZL =, the equivalent impedance, Zin Z 8 Z JZ L Zin Zin JZ 5J 9 j 1 L 5J 5 L nh 8. Given: VBE.7V, 99 and Vc 7.5V Apply KVL in base emitter loop, 9 + R BI B +.7 = R BI B = 8. (1) Apply KVL in collector emitter loop, ENGINEERS INSTITUTE OF INDIA 16 All Rights Reserved Address : 8-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi Ph
5 BSNL JTO 9 DETAILED SOLUTION I c = I c = 9.5 ma From (1), R B = 88.8 k Here, Z ' Z Z Z ' For maximum power transfer, R = 1 and 1 Pmax.5 watt 41 5% of P max =.15 watt 1.15 R 1 R R 8 4. By applying reciprocity theorem, we get, L I = 6A 4. By source transformation ENGINEERS INSTITUTE OF INDIA 16 All Rights Reserved Address : 8-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi Ph
6 BSNL JTO 9 DETAILED SOLUTION 6 By KVL I 1 7I = (1) 6I 7I 1 51V x = 6I 7I 1 51 I = 76I 7I 1 = From (1) and () 44. Calculation of I SC: () I = 94.4 ma 4 ISC.8mA 5 Calculation of V th: 4 Vth Vth By Nodal analysis V th = 8V 4 Vth 8 Rth 1k I At t = SC I L( ) = 1.6 Amp At t > ENGINEERS INSTITUTE OF INDIA 16 All Rights Reserved Address : 8-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi Ph
7 BSNL JTO 9 DETAILED SOLUTION 7 Now L.4. R / 5 i()() t i e1.6 t e t L i(.15).755amp 47. Here D 1 will be short-circuited and D will be open circuited. 5. 4sint 4.4 I ma ma 11 1 By nodal analysis, 1 V1 V1 V 1 V 6 V V V V...(1) 1 Now V 1 = = 6V From (1) V = V = 8V ENGINEERS INSTITUTE OF INDIA 16 All Rights Reserved Address : 8-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi Ph
8 BSNL JTO 9 DETAILED SOLUTION 8 Technical Section - II 1. TWT is a specialized vacuum tube in which the radio waves interact with the electron beam while traveling down a wire helix which surrounds the beam. These have wide bandwidth, but output is limited to a few hundred watts.. Given:- F(A, B, C) = M (,, ) m(1, 4, 5, 6, 7) ABC ABC ABC ABC ABC BC()() A A ABC AB C C BC ABC AB BC A() B BC BC A[()()] B B B C BC AB AC A BC. Number of address lines required to address 8K bytes of memory is 1. As, 1 = 819 = 8K bytes 4. ASCII is a character encoding scheme. ASCII code represent text in computer, communication equipment and other devices that use text. 5. Binary number = s complement = 111 s complement = = 11 = 14 in BCD 6. Vi V 1 V V Va 1 i ENGINEERS INSTITUTE OF INDIA 16 All Rights Reserved Address : 8-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi Ph
9 BSNL JTO 9 DETAILED SOLUTION 9 Vi 1 Vi Vb 11 Due to virtual short circuit. V V a b V i V Vi 4V V V i V Vi V.5 V i i 7. If V = +1V, then D ON and D 1 OFF. 1 VUT 8V.5 If V = 1V, then D 1 ON and D OFF. 1 VLT 5V 8. (i) x y x y (Demorgan's theorem) (ii) x y x y x y (iii) x y xy x y (iv) x y x. y xy x y 9. A Boolean function can be expressed as sum of products (SOP) i.e., sum of minterms and product of sums i.e., product of maxterm. 1. CMOS logic family having the lowest power dissipation.1 mw and highest noise margin as (V OH) min is closer to the power supply voltage and (V OH) max is closer to zero. 11. T Flip flop: Characteristic table: T Q Q(n+1) Q( n 1) T Q T Q 1. The nyquist plot of G(J)H(J) of a closed loop control system encloses the point ( 1, J) Gain Margin < 1 ENGINEERS INSTITUTE OF INDIA 16 All Rights Reserved Address : 8-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi Ph
10 BSNL JTO 9 DETAILED SOLUTION 1 Gain Margin = ive (db) 1. Given:- () d y () t dt dy t 4()() y t ( r t 1) r t dt () s Y () s 4()() sy s () Y s R s R s e s Y () s 1 s e R() s s s We know that, DSB-SC signal is given by:- s()()cos t A m t f t. Where, A cos f t is carrier signal. c Here, () 1 cos cos c s() t 1 a cos f t cos f tcos f t m a m c m t a f t f t m a m c c 15. FM signal is given by, s() t Acos(()) t c Where, () t i i t t i dt c f () f k m t dt t s() t Accos fct () k f m t dt fct () k m t dt t f 16. Given:- P()() t F. T P f Condition for zero inter symbol interference in the absence of noise is n P() f 1 nr b n P f 1 n Tb 17. The magnitude response of an ideal equalizer for rectifying a distortion characterized by J T sin() c ft e ft is 1 1 f J ft T sin() c ft e T sin() ft J ft e sin() ft ft 18. We know that, Minimum sampling frequency f s = f m is also known as Nyquist rate. 8kHz = f m f m = 4 khz ENGINEERS INSTITUTE OF INDIA 16 All Rights Reserved Address : 8-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi Ph
11 BSNL JTO 9 DETAILED SOLUTION A klystron is a linear beam vacuum tube, in which bunching of electrons is caused by velocity modulation.. Program counter points to the address location from where the next byte i.e., next instruction is to be fetched. 1. Given: f = 1GHz d = km P t = 1 Watt P r = dbm We know that, P G G PG P G G 4 d 4 d t t r t r t r 1G P G r 4. In memory mapped I/o, the processor can manipulate I/o data residing in interface register with the same instructions that are used to manipulate memory location.. When i = 1. dx =. sum =. x = 4. {sum < x} when i = dx = 4. sum = 4. x = 8. {sum < x} when i = dx = 16. sum =. x = 16. {sum > x} sum =. 4. Total number of comparison of element is section sort is (n ) = () = 4 comparison 4, comparisons takes ms. Now, 4 elements takes (4) comparisons So, 4 comparisons required ms 1,,,, 1 s 4, ENGINEERS INSTITUTE OF INDIA 16 All Rights Reserved Address : 8-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi Ph
12 BSNL JTO 9 DETAILED SOLUTION 1 (4),,,, 1 1 s 1.sec 1 s 4 4 4, 5. Post fix expression is ABC*/D EF/+ Given: A = 6, B =, C =, D =, E = 4 and F = So, ABC*/D EF/+ = 66/ + = 1 + = + = *operator encounter Pop top element and * = 6 Again encounter / operator pop top two element and find the value operator encounter pop top two element and find the value 1 = / operator encounter pop top two element and find the value 4 ENGINEERS INSTITUTE OF INDIA 16 All Rights Reserved Address : 8-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi Ph
13 BSNL JTO 9 DETAILED SOLUTION 1 + operator encounter pop top two element and find the value + = Value printed 6. Address range : CC to CFFF So, first 4 bits are 11 So, address lines are A 15, A 14, A 1, A 1. Next byte is changing from C to F. i.e., 11 to So next two address lines are A 11, A ALE Address Latch Enable PSW Program Status Word CMA Complement Accumulator RLC Rotate Accumulator Left 8. LXIB 7 H B = H, C = 7H MVI A, 8FH MVI C, 68H A = 8FH C = 68 H SUB C A = A C = 7H ANI F H A AND F = 7 H STAX B Content of memory location 7H is 7H. 9. There are total 9 jump instruction. 1. JC, Jump if carry flag is set bytes. JNC, Jump if carry flag is reset bytes. JZ, Jump if zero flag is set bytes 4. JNZ, Jump if zero flag is reset bytes 5. JP, Jump if positive bytes 6. JM, Jump if minus bytes 7. JPE, Jump if parity even bytes 8. JPO, Jump if parity odd bytes 9. JMP, Unconditional Jump bytes 7 bytes ENGINEERS INSTITUTE OF INDIA 16 All Rights Reserved Address : 8-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi Ph
14 BSNL JTO 9 DETAILED SOLUTION LC rad/sec 1. Minimum size of ROM = n n = 4. V V I I e V / V T s I I e s V / VT I V I ln V VT ln I s VT I s Now from the figure, V I V V V i i T ln Is 1 Case 1: Vi V V1 VT ln...(1) I s Case : Vi 4V V VT ln...() I Now () (1) 1 1 I s V V1 VT ln VT ln VT ln I s I s I s 1 ln V V1 V T V V1 V T ln io io I1 io. g.. g g V I V I 4. mo m1 m1 i 1 i G()() s H s k( s 4) s( s 1) q() s 1()() G s H s s ENGINEERS INSTITUTE OF INDIA 16 All Rights Reserved Address : 8-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi Ph
15 BSNL JTO 9 DETAILED SOLUTION 15 s s ks k 4 s s k s 4 dk Now, ds ( 1)( 4)() s s s s s 8s s 4 s s s 8s 4 s.5, P x y z x y z x y z x y z P z ()() x y z x y P z()() x y z x y P x y z 7. Given: q() s 4 s s s s RH Table: 4 s 1 s 1 s a { a } a- a 1 s s When, a =, then a. So, there are sign changes in the first column. So, there are a roots in the right half of the s plane. 8. There are variables, out of which are required for select lines and 1 will be used for input. Let A be the input variable. Let A be the input variable. ENGINEERS INSTITUTE OF INDIA 16 All Rights Reserved Address : 8-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi Ph
16 BSNL JTO 9 DETAILED SOLUTION Clk CLR L C 1 1 X Load inputs 1 1 Count next binary state X X X Clear outputs X 1 No change 4. D flip flop is set initially So, Sum = 1111, carry = Here, P1 ( s 1)( s 4) 1 L1, L s 1( 1)( s 4) s From the Mason s gain formula, Y () s P k k R() s 1 ( s 1)( s 4) 1 1 s 1( s1)( s4) s s s s s 4. G()() s H s ( k.66) s s( s 1) k.66 J G()()()() J H J1 G Jgc H Jgc J ( J 1) k (.66) gc gc gc k (.66) 1(1 1) k Given:- k = 96, f s = 8kHz, n = 8, s = 1 We know that, for TDM, data rate = (nk+s)f s = 615 kbps 6.15 Mbps ENGINEERS INSTITUTE OF INDIA 16 All Rights Reserved Address : 8-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi Ph
17 BSNL JTO 9 DETAILED SOLUTION Given: d = 6 km, f d = 1 GHz We know that, Downlink loss = 4 d So, uplink loss = = 5.15 db /(1 1) 45. In uniform quantizer, the quantization noise is given by; N q 1 V Where, is step size and it is given by V Nq 1 Peak to peak n Peak to peak n 46. For Matched filter, impulse response h()()(1) t P T t P t dB Now output y()() t *()()() P t h t p h...(1) t d Now, Put t = 1 ENGINEERS INSTITUTE OF INDIA 16 All Rights Reserved Address : 8-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi Ph
18 BSNL JTO 9 DETAILED SOLUTION 18 1 y(1). d Given: Responsivity R =.5 A/W I p 51 p p p 5 1 Watt 1 Power loss = L = 1 = db = So, the required transmitted power is = = 1 4 watt = 1 dbm 48. Given: Coupling C = db and directivity D = db P db C 1log1 P1 P C 1log 1 db 1 P db 4 D 1log1 P 1log P D 1 P4 P.1watt.1 1 P P 4.1mwatt 4 db 5. Given: D =, f = MHz We know that, 4 Directivity D A e 4 A [ 1 8 /( 1)] 6 e Ae 1 m For further Query contact us at eiidelhi@gmail.com Ph ENGINEERS INSTITUTE OF INDIA 16 All Rights Reserved Address : 8-B/7, Jia Sarai, Near IIT, Hauz Khas, New Delhi Ph
ONE MARK QUESTIONS. 1. Consider the network graph shown in the figure. Which one of the following is NOT a tree of this graph?
ELECTRONICS & COMMUNICATION ENGINEERING ONE MARK QUESTIONS 1. Consider the network graph shown in the figure. Which one of the following is NOT a tree of this graph? (a.) (b.) (c.) (d.). The equivalent
More informationONE MARK QUESTIONS. 1. The condition on R, L and C such that the step response y(t) in the figure has no oscillations, is
ELECTRONICS & COMMUNICATION ENGINEERING ONE MARK QUESTIONS. The condition on R, L and C such that the step response y(t) in the figure has no oscillations, is (a.) R L C (b.) R L C (c.) R L C (d.) R LC
More information1.1 An excitation is applied to a system at t = T and its response is zero for < t < T. Such a system is (a) non-causal system.
. An excitation is applied to a system at t = T and its response is zero for < t < T. Such a system is (a) non-causal system x(t) (b) stable system (c) causal system (d) unstable system t=t t. In a series
More informationQ. 1 Q. 25 carry one mark each.
GATE 5 SET- ELECTRONICS AND COMMUNICATION ENGINEERING - EC Q. Q. 5 carry one mark each. Q. The bilateral Laplace transform of a function is if a t b f() t = otherwise (A) a b s (B) s e ( a b) s (C) e as
More informationINDIAN SPACE RESEARCH ORGANISATION. Recruitment Entrance Test for Scientist/Engineer SC 2017
1. The signal m (t) as shown is applied both to a phase modulator (with kp as the phase constant) and a frequency modulator with ( kf as the frequency constant) having the same carrier frequency. The ratio
More informationQ. 1 Q. 25 carry one mark each.
Q. Q. 5 carry one mark each. Q. Consider a system of linear equations: x y 3z =, x 3y 4z =, and x 4y 6 z = k. The value of k for which the system has infinitely many solutions is. Q. A function 3 = is
More informationCHAPTER 7. Exercises 17/ / /2 2 0
CHAPTER 7 Exercises E7. (a) For the whole part, we have: Quotient Remainders 23/2 /2 5 5/2 2 2/2 0 /2 0 Reading the remainders in reverse order, we obtain: 23 0 = 0 2 For the fractional part we have 2
More informationGATE 2017 ECE Session 3 Answer Key
1. Three pair cubical dice are thrown simultaneously. What is the probability that all three dice have same number is... Ans. ( 1 36 ). The one of the eigen value is real, rest are imaginary the real value
More informationI.E.S-(Conv.)-2005 Values of the following constants may be used wherever Necessary:
I.E.S-(Conv.)-2005 ELECTRONICS AND TELECOMMUNICATION ENGINEERING PAPER - I Time Allowed: 3 hours Maximum Marks: 200 Candidates should attempt any FIVE questions. Assume suitable data, if found necessary
More informationELECTRONICS IA 2017 SCHEME
ELECTRONICS IA 2017 SCHEME CONTENTS 1 [ 5 marks ]...4 2...5 a. [ 2 marks ]...5 b. [ 2 marks ]...5 c. [ 5 marks ]...5 d. [ 2 marks ]...5 3...6 a. [ 3 marks ]...6 b. [ 3 marks ]...6 4 [ 7 marks ]...7 5...8
More informationExercise The determinant of matrix A is 5 and the determinant of matrix B is 40. The determinant of matrix AB is.
Exercise 1. The determinant of matrix A is 5 and the determinant of matrix B is 40. The determinant of matrix AB is.. Let X be a random variable which is uniformly chosen from the set of positive odd numbers
More informationB. Both A and R are correct but R is not correct explanation of A. C. A is true, R is false. D. A is false, R is true
1. Assertion (A): A demultiplexer can be used as a decode r. Reason (R): A demultiplexer can be built by using AND gates only. A. Both A and R are correct and R is correct explanation of A B. Both A and
More informationECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2
Question 1 Question 20 carry one mark each. 1. The order of the differential equation + + = is (A) 1 (B) 2 (C) 3 (D) 4 2. The Fourier series of a real periodic function has only P. Cosine terms if it is
More information1 P a g e.
1. Choose the most appropriate word from the options given below to complete the following sentence. Communication and interpersonal skills are important in their own ways. each B. both C. all either.
More informationVidyalankar S.E. Sem. III [EXTC] Digital Electronics Prelim Question Paper Solution ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD = B
. (a). (b). (c) S.E. Sem. III [EXTC] igital Electronics Prelim Question Paper Solution ABC ABC ABC ABC ABC ABC ABC ABC = B LHS = ABC ABC ABC ABC ABC ABC ABC ABC But ( ) = = ABC( ) ABC( ) ABC( ) ABC( )
More informationA two-port network is an electrical network with two separate ports
5.1 Introduction A two-port network is an electrical network with two separate ports for input and output. Fig(a) Single Port Network Fig(b) Two Port Network There are several reasons why we should study
More informationMAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)
WINTER 17 EXAMINATION Subject Name: Digital Techniques Model Answer Subject Code: 17333 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given
More informationGATE 2007 Electronics and Communication Engineering
GATE 2007 Electronics and Communication Engineering Q.1 to Q.20 carry one mark each 1. If E denotes expectation, the variance of a random variable X is given by (A) E[X ] E [X] (C) E[X ] (B) E[X ] E [X]
More informationon candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept.
WINTER 17 EXAMINATION Subject Name: Digital Techniques Model Answer Subject Code: 17333 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given
More information3. (a) Figure 3(a) shows a Bridge T network used in control systems. The element values are clearly marked in the figure.
I.E.S.-(Conv.) 1987 ELECTRICAL ENGINEERING PAPER - I PART A 1. (a) Define precisely unit step and unit impulse functions. Sketch the following function from t = 0 to t = 10 units, indicating all salient
More informationNTE74177 Integrated Circuit TTL 35Mhz Presettable Binary Counter/Latch
NTE74177 Integrated Circuit TTL 35Mhz Presettable Binary Counter/Latch Description: The NTE74177 is a high speed monolithic counter in a 14 Lead plastic DIP type package consisting of four DC coupled master
More informationNTE74176 Integrated Circuit TTL 35Mhz Presettable Decade Counter/Latch
NTE74176 Integrated Circuit TTL 35Mhz Presettable Decade Counter/Latch Description: The NTE74176 is a high speed monolithic counter in a 14 Lead plastic DIP type package consisting of four DC coupled master
More informationGATE 2009 Electronics and Communication Engineering
GATE 2009 Electronics and Communication Engineering Question 1 Question 20 carry one mark each. 1. The order of the differential equation + + y =e (A) 1 (B) 2 (C) 3 (D) 4 is 2. The Fourier series of a
More informationII/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017
CSE/IT 213 (CR) Total No. of Questions :09] [Total No. of Pages : 03 II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017 First Semester CSE/IT BASIC ELECTRICAL AND ELECTRONICS ENGINEERING Time: Three Hours
More informationKing Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department
King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department Page 1 of 13 COE 202: Digital Logic Design (3-0-3) Term 112 (Spring 2012) Final
More informationVidyalankar S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution
. (a) (i) ( B C 5) H (A 2 B D) H S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution ( B C 5) H (A 2 B D) H = (FFFF 698) H (ii) (2.3) 4 + (22.3) 4 2 2. 3 2. 3 2 3. 2 (2.3)
More informationNumber Systems 1(Solutions for Vol 1_Classroom Practice Questions)
Chapter Number Systems (Solutions for Vol _Classroom Practice Questions). ns: (d) 5 x + 44 x = x ( x + x + 5 x )+( x +4 x + 4 x ) = x + x + x x +x+5+x +4x+4 = x + x + x 5x 6 = (x6) (x+ ) = (ase cannot
More informationExamination paper for TFY4185 Measurement Technique/ Måleteknikk
Page 1 of 14 Department of Physics Examination paper for TFY4185 Measurement Technique/ Måleteknikk Academic contact during examination: Patrick Espy Phone: +47 41 38 65 78 Examination date: 15 August
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More informationExercise: 4. 1 converges. 1. The series. (D) e. (A) 2 ln 2 (C) 2 (B) 2. equal to. 4. If. a and b equation. d x 2. (D) ae 2t. (A) ae t.
Exercise: 4 1. The series n 1 = 0 n! converges to (A) ln (B) (C) (D) e. The magnitude of the gradient for the function f(x, y, z) = x =3y +z 3 at the point (1, 1, 1) is. 3. Let X be a zero mean unit variance
More informationvidyarthiplus.com vidyarthiplus.com vidyarthiplus.com ANNA UNIVERSITY- COMBATORE B.E./ B.TECH. DEGREE EXAMINATION - JUNE 2009. ELECTRICAL & ELECTONICS ENGG. - FOURTH SEMESTER DIGITAL LOGIC CIRCUITS PART-A
More informationSystem Data Bus (8-bit) Data Buffer. Internal Data Bus (8-bit) 8-bit register (R) 3-bit address 16-bit register pair (P) 2-bit address
Intel 8080 CPU block diagram 8 System Data Bus (8-bit) Data Buffer Registry Array B 8 C Internal Data Bus (8-bit) F D E H L ALU SP A PC Address Buffer 16 System Address Bus (16-bit) Internal register addressing:
More informationLecture 9: Digital Electronics
Introduction: We can classify the building blocks of a circuit or system as being either analog or digital in nature. If we focus on voltage as the circuit parameter of interest: nalog: The voltage can
More informationDigital Electronics. Delay Max. FF Rate Power/Gate High Low (ns) (MHz) (mw) (V) (V) Standard TTL (7400)
P57/67 Lec9, P Digital Electronics Introduction: In electronics we can classify the building blocks of a circuit or system as being either analog or digital in nature. If we focus on voltage as the circuit
More informationS.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques
S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 100 Q.1(a) Attempt any SIX of the following : [12] Q.1(a) (i) Derive AND gate and OR gate
More informationLab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1
Lab 3 Revisited Zener diodes R C 6.091 IAP 2008 Lecture 4 1 Lab 3 Revisited +15 Voltage regulators 555 timers 270 1N758 0.1uf 5K pot V+ V- 2N2222 0.1uf V o. V CC V Vin s = 5 V Vc V c Vs 1 e t = RC Threshold
More informationCs302 Quiz for MID TERM Exam Solved
Question # 1 of 10 ( Start time: 01:30:33 PM ) Total Marks: 1 Caveman used a number system that has distinct shapes: 4 5 6 7 Question # 2 of 10 ( Start time: 01:31:25 PM ) Total Marks: 1 TTL based devices
More informationMAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)
Subject Code: 17333 Model Answer Page 1/ 27 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model
More informationPART-A. 2. Expand ASCII and BCD ASCII American Standard Code for Information Interchange BCD Binary Coded Decimal
PART-A 1. What is radix? Give the radix for binary, octal, decimal and hexadecimal Radix is the total number of digits used in a particular number system Binary - 2 (0,1) Octal - 8 (0 to 7) Decimal - 10
More informationNAME SID EE42/100 Spring 2013 Final Exam 1
NAME SID EE42/100 Spring 2013 Final Exam 1 1. Short answer questions a. There are approximately 36x10 50 nucleons (protons and neutrons) in the earth. If we wanted to give each one a unique n-bit address,
More informationEC-121 Digital Logic Design
EC-121 Digital Logic Design Lecture 2 [Updated on 02-04-18] Boolean Algebra and Logic Gates Dr Hashim Ali Spring 2018 Department of Computer Science and Engineering HITEC University Taxila!1 Overview What
More informationChapter 2 Boolean Algebra and Logic Gates
Chapter 2 Boolean Algebra and Logic Gates The most common postulates used to formulate various algebraic structures are: 1. Closure. N={1,2,3,4 }, for any a,b N we obtain a unique c N by the operation
More informationEE40 Midterm Review Prof. Nathan Cheung
EE40 Midterm Review Prof. Nathan Cheung 10/29/2009 Slide 1 I feel I know the topics but I cannot solve the problems Now what? Slide 2 R L C Properties Slide 3 Ideal Voltage Source *Current depends d on
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationReview of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model
Content- MOS Devices and Switching Circuits Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model A Cantoni 2009-2013 Digital Switching 1 Content- MOS
More information2013 Question Booklet Code EC : ELECTRONICS AND COMMUNICATION ENGINEERING
013 Question Booklet Code EC : ELECTRONICS AND COMMUNICATION ENGINEERING A Duration: Three Hours Maximum Marks: 100 Read the following instructions carefully. 1. Do not open the seal of the Question Booklet
More informationComputer Organization I Test 1/Version 1 CMSC 2833 Autumn 2007
. Print your name on your scantron in the space labeled NAME. 2. Print CMSC 2833 in the space labeled SUBJECT. 3. Print the date, 9-20-2007, in the space labeled DATE. 4. Print your CRN, 2393, in the space
More informationSESSION - 1. Auhippo.com
SESSION - 03 Question Booklet Code EC : ELECTRONICS AND COMMUNICATION ENGINEERING A Duration: Three Hours Maximum Marks: 00 Read the following instructions carefully.. Do not open the seal of the Question
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationECE321 Electronics I
ECE321 Electronics I Lecture 1: Introduction to Digital Electronics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: payman@ece.unm.edu Slide: 1 Textbook
More information`EC : ELECTRONICS AND COMMUNICATION ENGINEERING
03 Question Booklet Code B `EC : ELECTRONICS AND COMMUNICATION ENGINEERING Duration: Three Hours Maximum Marks: 00 Read the following instructions carefully.. Do not open the seal of the Question Booklet
More informationVidyalankar S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution
. (a). (b) S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution Practical Features of OpAmp (A 74) i) Large voltage gain (of the order of 2 0 5 ) ii) Very high input resistance
More information( c) Give logic symbol, Truth table and circuit diagram for a clocked SR flip-flop. A combinational circuit is defined by the function
Question Paper Digital Electronics (EE-204-F) MDU Examination May 2015 1. (a) represent (32)10 in (i) BCD 8421 code (ii) Excess-3 code (iii) ASCII code (b) Design half adder using only NAND gates. ( c)
More informationPhysical Noise Sources
AppendixA Physical Noise Sources Contents A.1 Physical Noise Sources................ A-2 A.1.1 Thermal Noise................ A-3 A.1.2 Nyquist s Formula.............. A-5 A.1.3 Shot Noise..................
More informationJFET/MESFET. JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar.
JFET/MESFET JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar. JFET has higher transconductance than the MOSFET. Used in low-noise,
More informationJFETs - MESFETs - MODFETs
Technische Universität raz Institute of Solid State Physics JFETs - MESFETs - MOFETs JFET n n-channel JFET S n-channel JFET x n 2 ( Vbi V) en S p-channel JFET 2 Pinch-off at h = x en n h Vp 2 V p = pinch-off
More informationGraduate Diploma in Engineering Circuits and waves
9210-112 Graduate Diploma in Engineering Circuits and waves You should have the following for this examination one answer book non-programmable calculator pen, pencil, ruler No additional data is attached
More informationDM7490A Decade and Binary Counter
Decade and Binary Counter General Description The DM7490A monolithic counter contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter
More informationDIGITAL LOGIC CIRCUITS
DIGITAL LOGIC CIRCUITS Introduction Logic Gates Boolean Algebra Map Specification Combinational Circuits Flip-Flops Sequential Circuits Memory Components Integrated Circuits Digital Computers 2 LOGIC GATES
More informationSample Test Paper - I
Scheme G Sample Test Paper - I Course Name : Computer Engineering Group Marks : 25 Hours: 1 Hrs. Q.1) Attempt any THREE: 09 Marks a) Define i) Propagation delay ii) Fan-in iii) Fan-out b) Convert the following:
More information8. Schottky contacts / JFETs
Technische Universität Graz Institute of Solid State Physics 8. Schottky contacts / JFETs Nov. 21, 2018 Technische Universität Graz Institute of Solid State Physics metal - semiconductor contacts Photoelectric
More informationPAST EXAM PAPER & MEMO N3 ABOUT THE QUESTION PAPERS:
EKURHULENI TECH COLLEGE. No. 3 Mogale Square, Krugersdorp. Website: www. ekurhulenitech.co.za Email: info@ekurhulenitech.co.za TEL: 011 040 7343 CELL: 073 770 3028/060 715 4529 PAST EXAM PAPER & MEMO N3
More informationECE 546 Lecture 11 MOS Amplifiers
ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase
More informationChapter 7 Logic Circuits
Chapter 7 Logic Circuits Goal. Advantages of digital technology compared to analog technology. 2. Terminology of Digital Circuits. 3. Convert Numbers between Decimal, Binary and Other forms. 5. Binary
More informationThis form sometimes used in logic circuit, example:
Objectives: 1. Deriving of logical expression form truth tables. 2. Logical expression simplification methods: a. Algebraic manipulation. b. Karnaugh map (k-map). 1. Deriving of logical expression from
More informationSchottky diodes. JFETs - MESFETs - MODFETs
Technische Universität Graz Institute of Solid State Physics Schottky diodes JFETs - MESFETs - MODFETs Quasi Fermi level When the charge carriers are not in equilibrium the Fermi energy can be different
More informationSinusoidal Steady State Analysis (AC Analysis) Part II
Sinusoidal Steady State Analysis (AC Analysis) Part II Amin Electronics and Electrical Communications Engineering Department (EECE) Cairo University elc.n102.eng@gmail.com http://scholar.cu.edu.eg/refky/
More informationNTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output
NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output Description: The NTE74HC299 is an 8 bit shift/storage register with three state bus interface capability
More informationECE Spring 2015 Final Exam
ECE 20100 Spring 2015 Final Exam May 7, 2015 Section (circle below) Jung (1:30) 0001 Qi (12:30) 0002 Peleato (9:30) 0004 Allen (10:30) 0005 Zhu (4:30) 0006 Name PUID Instructions 1. DO NOT START UNTIL
More informationMM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter
4-Bit Decade Counter 4-Bit Binary Counter General Description The MM74C90 decade counter and the MM74C93 binary counter and complementary MOS (CMOS) integrated circuits constructed with N- and P-channel
More informationChap 2. Combinational Logic Circuits
Overview 2 Chap 2. Combinational Logic Circuits Spring 24 Part Gate Circuits and Boolean Equations Binary Logic and Gates Boolean Algebra Standard Forms Part 2 Circuit Optimization Two-Level Optimization
More informationGATE SOLVED PAPER - EC
2013 ONE MARK Q. 1 A bulb in a staircase has two switches, one switch being at the ground floor and the other one at the first floor. The bulb can be turned ON and also can be turned OFF by any one of
More informationDigital Electronic Meters
Digital Electronic Meters EIE 240 Electrical and Electronic Measurement May 1, 2015 1 Digital Signal Binary or two stages: 0 (Low voltage 0-3 V) 1 (High voltage 4-5 V) Binary digit is called bit. Group
More informationSchottky Rectifiers Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Schottky Rectifiers Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Schottky Rectifier Structure 2 Metal-Semiconductor Contact The work function
More informationChapter 2 Combinational Logic Circuits
Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 1 Gate Circuits and Boolean Equations Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active
More informationGATE 20 Years. Contents. Chapters Topics Page No.
GATE 0 Years Contents Chapters Topics Page No. Chapter- Chapter- Chapter- Chapter-4 Chapter-5 GATE Syllabus for this Chapter Topic elated to Syllabus Previous 0-Years GATE Questions Previous 0-Years GATE
More informationDM74LS90 DM74LS93 Decade and Binary Counters
DM74LS90 DM74LS93 Decade and Binary Counters General Description Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage
More informationComputer Science Final Examination Friday December 14 th 2001
Computer Science 03 60 265 Final Examination Friday December 14 th 2001 Dr. Robert D. Kent and Dr. Alioune Ngom Last Name: First Name: Student Number: INSTRUCTIONS EXAM DURATION IS 3 HOURs. CALCULATORS,
More informationMC9211 Computer Organization
MC92 Computer Organization Unit : Digital Fundamentals Lesson2 : Boolean Algebra and Simplification (KSB) (MCA) (29-2/ODD) (29 - / A&B) Coverage Lesson2 Introduces the basic postulates of Boolean Algebra
More informationPart 1: Digital Logic and Gates. Analog vs. Digital waveforms. The digital advantage. In real life...
Part 1: Digital Logic and Gates Analog vs Digital waveforms An analog signal assumes a continuous range of values: v(t) ANALOG A digital signal assumes discrete (isolated, separate) values Usually there
More informationDM5490 DM7490A DM7493A Decade and Binary Counters
DM5490 DM7490A DM7493A Decade and Binary Counters General Description Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and
More informationPrepared by: B.ELANGOVAN. M.Sc., M.Ed., M.Phil.,
Book back One Mark questions And answers Prepared by: B.ELANGOVAN. M.Sc., M.Ed., M.Phil., (Tamil Nadu Dr. Radhakrishnan Best Teacher Award - 2011 recipient) Post Graduate Teacher in Physics ( Date of Appointment
More informationAnalysis of clocked sequential networks
Analysis of clocked sequential networks keywords: Mealy, Moore Consider : a sequential parity checker an 8th bit is added to each group of 7 bits such that the total # of 1 bits is odd for odd parity if
More informationTransistors - a primer
ransistors - a primer What is a transistor? Solid-state triode - three-terminal device, with voltage (or current) at third terminal used to control current between other two terminals. wo types: bipolar
More informationIntroduction to Power Semiconductor Devices
ECE442 Power Semiconductor Devices and Integrated Circuits Introduction to Power Semiconductor Devices Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Semiconductor Devices Applications System Ratings
More informationAvalanche breakdown. Impact ionization causes an avalanche of current. Occurs at low doping
Avalanche breakdown Impact ionization causes an avalanche of current Occurs at low doping Zener tunneling Electrons tunnel from valence band to conduction band Occurs at high doping Tunneling wave decays
More informationMM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear
MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear General Description These J-K Flip-Flops utilize advanced silicon-gate CMOS technology They possess the high noise immunity and low power dissipation of
More informationChapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 CMOS Transistor Theory Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction MOS Device Design Equation Pass Transistor Jin-Fu Li, EE,
More informationGATE 2010 Electronics and Communication Engineering
GATE 2010 Electronics and Communication Engineering Q.1 Q.25 carry one mark each. Q1. The eigen values of a skew-symmetric matrix are (A) Always zero (B) Always pure imaginary (C) Either zero or pure imaginary
More informationFIBER OPTICS. Prof. R.K. Shevgaonkar. Department of Electrical Engineering. Indian Institute of Technology, Bombay. Lecture: 14.
FIBER OPTICS Prof. R.K. Shevgaonkar Department of Electrical Engineering Indian Institute of Technology, Bombay Lecture: 14 Optical Sources Fiber Optics, Prof. R.K. Shevgaonkar, Dept. of Electrical Engineering,
More information4. Given a range of frequencies, which of the following systems is best for transmission line load matching?
IES-00- Paper-I. Consider the following statements: For a rectangular waveguide with dimensions a b where b is the narrow dimension, small value of b. Gives a larger separation between cutoff frequencies
More informationUNIVERSITI TENAGA NASIONAL. College of Information Technology
UNIVERSITI TENAGA NASIONAL College of Information Technology BACHELOR OF COMPUTER SCIENCE (HONS.) FINAL EXAMINATION SEMESTER 2 2012/2013 DIGITAL SYSTEMS DESIGN (CSNB163) January 2013 Time allowed: 3 hours
More informationREACTANCE. By: Enzo Paterno Date: 03/2013
REACTANCE REACTANCE By: Enzo Paterno Date: 03/2013 5/2007 Enzo Paterno 1 RESISTANCE - R i R (t R A resistor for all practical purposes is unaffected by the frequency of the applied sinusoidal voltage or
More informationTransmission Lines. Plane wave propagating in air Y unguided wave propagation. Transmission lines / waveguides Y. guided wave propagation
Transmission Lines Transmission lines and waveguides may be defined as devices used to guide energy from one point to another (from a source to a load). Transmission lines can consist of a set of conductors,
More informationCPE/EE 422/522. Chapter 1 - Review of Logic Design Fundamentals. Dr. Rhonda Kay Gaede UAH. 1.1 Combinational Logic
CPE/EE 422/522 Chapter - Review of Logic Design Fundamentals Dr. Rhonda Kay Gaede UAH UAH Chapter CPE/EE 422/522. Combinational Logic Combinational Logic has no control inputs. When the inputs to a combinational
More informationMILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON
INCH-POUND 2 November 2005 SUPERSEDING MIL-M-38510/71C 23 July 1984 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON This specification is
More informationDigital Logic. CS211 Computer Architecture. l Topics. l Transistors (Design & Types) l Logic Gates. l Combinational Circuits.
CS211 Computer Architecture Digital Logic l Topics l Transistors (Design & Types) l Logic Gates l Combinational Circuits l K-Maps Figures & Tables borrowed from:! http://www.allaboutcircuits.com/vol_4/index.html!
More informationPHOTOVOLTAICS Fundamentals
PHOTOVOLTAICS Fundamentals PV FUNDAMENTALS Semiconductor basics pn junction Solar cell operation Design of silicon solar cell SEMICONDUCTOR BASICS Allowed energy bands Valence and conduction band Fermi
More informationReg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering
Sp 6 Reg. No. Question Paper Code : 27156 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2015. Second Semester Computer Science and Engineering CS 6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN (Common
More informationFull Length Test Electronics and Communication Engineering
1 [Ans A] PQRS P PQRSS P S QR P S Q QR Q P S R Q P S R (Q P S ) SPQ Full Length Test Electronics and Communication Engineering Answer Keys and Eplanations 2 [Ans A] Green s theorem and stokes theorem convert
More information