Higher-Order Σ Modulators and the Σ Toolbox
|
|
- Stewart Henry
- 6 years ago
- Views:
Transcription
1 ECE37 Advanced Analog Circuits Higher-Order Σ Modulators and the Σ Toolbox Richard Schreier NLCOTD: Dynamic Flip-Flop Standard CMOS version D CK Q Q Can the circuit be simplified? Is a complementarty clock necessary? ECE37 2
2 desired signal f B shaped noise f B f B Review: A Σ ADC System f s 2 f s 2 Nyquist-rate PCM Data U Σ Modulator V Digital Decimator W U Loop Filter DAC V (z )= STF (z )U( z )+ NTF (z )E (z ) STF (z ): signal transfer function NTF (z ): noise transfer function E (z ): quantization error ECE37 3 Y E V U Review: MOD Q E z - z - V NTF( z) = ( z ) STF( z) = NTF poles & zeros: 4 3 NTF e j 2πf ( ) 2 2 ω 2 π 2 σ2 e IQNP = ( OSR) Normalized Frequency (f ) ECE37 4
3 U z z Review: MOD2 z Q E V NTF( z) = ( z ) 2 STF( z) = z NTF poles & zeros: 6 NTF e j 2πf ( ) 2 8 ω 4 IQNP π 4 σ e ( OSR) Normalized Frequency (f ) ECE37 5 = Review Summary Σ works by spectrally separating the quantization noise from the signal Requires oversampling. OSR f s ( 2f B ). Achieved by the use of filtering and feedback. A binary DAC is inherently linear, and thus a binary Σ modulator is too MOD-CT has inherent anti-aliasing MOD has NTF (z) = z Arbitrary accuracy for DC inputs; 9 db/octave SQNR-OSR trade-off. MOD2 has NTF (z) = ( z ) 2 5 db/octave SQNR-OSR trade-off. ECE37 6
4 MODN [Ch. 4 of Schreier & Temes] N integrators U z z (N ) non-delaying, delaying z z z Q V STF( z) = z NTF( z) = ( z ) N MODN s NTF is the N th power of MOD s NTF ECE NTF Comparison 2 NTF ( e j2πf ) (db) MOD MOD2 MOD3 MOD4 MOD Normalized Frequency (f ) ECE37 8
5 Predicted Performance In-band quantization noise power IQNP = =.5 OSR.5 OSR NTF( e j 2πf ) 2 S ee () f ( 2πf ) 2N 2σ2 e df π 2N σ2 ( 2N + ) ( OSR) 2N + e Quantization noise drops as the (2N+) th power of OSR (6N+3) db/octave SQNR-OSR trade-off ECE37 9 df Improving NTF Performance NTF Zero Optimization Minimize the integral of NTF 2 over the passband Normalize passband edge to for ease of calculation: Hf a a Need to find the a i which minimize () 2 the integral f/f B x 2 a 2 ( ) 2 dx, n = 2 x 2 x 2 a 2 ( ) 2 dx, n = 3 ( x 2 a 2 ) 2 x 2 a 2 ( 2 ) 2 dx, n = 4 ECE37
6 Order Solutions Up to Order = 8 Optimal Zero Placement Relative to f B SQNR Improvement db 2 ± db 3, ± db 4 ± 3 7 ± ( 3 7) db 5, ± 5 9 ± ( 5 9) 5 2 [Y. Yang] 8 db 6 ±.23862, ±.662, ± db 7, ±.4585, ±.7453, ± db 8 ±.8343, ±.52553, ±.79667, ± db ECE37 Topological Implication Feedback around pairs integrators: 2 Delaying Integrators z -g z Poles are the roots of + g = z i.e. z = ± j g Not quite on the unit circle, but fairly close if g<<. Non-delaying + Delaying Integrators (LDI Loop) z z -g z Poles are the roots of gz ( z ) 2 = i.e. z = e ± jθ, cosθ = g 2 Precisely on the unit circle, regardless of the value of g. ECE37 2
7 Problem: A High-Order Modulator Wants a Multi-bit Quantizer E.g. MOD3 with an Infinite Quantizer and Zero Input v Sample Number Quantizer input gets large, even if the input is small. 6 quantizer levels are used by a small input. ECE37 3 v Simulation of MOD3-b (MOD3 with a Binary Quantizer) Long strings of +/ y Sample Number HUGE! MOD3-b is unstable, even with zero input! ECE37 4
8 Solutions to the Stability Problem Historical Order Multi-bit quantization Initially considered undesirable because we lose the inherent linearity of a -bit DAC. 2 More general NTF (not pure differentiation) Lower the NTF gain so that quantization error is amplified less. Unfortunately, reducing the NTF gain reduces the amount by which quantization noise is attenuated. 3 Multi-stage (MASH) architecture Combinations of the above are possible ECE37 5 Multi-bit Quantization A modulator with NTF = H and STF = is guaranteed to be stable if u < u max at all times, where u max = nlev + h and h = hi () i = In MODN Hz ( ) = ( z ) N, so hn ( ) = {, a, a 2, a 3, ( ) N a N, }, a i > and thus h = H( ) = 2 N nlev = 2 N implies u max = nlev + h = MODN is guaranteed to be stable with an N-bit quantizer if the input magnitude is less than /2=. This result is quite conservative. Similarly, nlev = 2 N + guarantees that MODN is stable for inputs up to 5% of full-scale ECE37 6
9 M-Step Symmetric Quantizer = 2, (nlev = M + ) M odd: mid-rise M even: mid-tread e = v y M v e = v y y M M + M M + M 2 v y M v: odd integers from M to +M M v: even integers from M to +M No-overload range: y nlev e 2 = ECE37 7 Inductive Proof of Criterion h Assume STF = and ( n) ( un ( ) u max ) Assume ei () for i < n.[induction Hypothesis] i = i = i = yn ( ) = un ( ) + hi ()en ( i) u max u max + hi () en ( i) + hi () = u max + h Then u max = nlev + h yn ( ) nlev en ( ) So by induction ei () for all i > ECE37 8
10 More General NTF Instead of NTF( z) = Az ( ) Bz ( ) with Bz ( ) = z n, use a more general Bz ( ) Roots of B are the poles of the NTF and must be inside the unit circle. Moving the poles away from z = toward z = makes the gain of the NTF approach unity. ECE37 9 The Lee Criterion for Stability in a -bit Modulator: H 2 [Wai Lee, 987] The measure of the gain of H is the maximum magnitude of H over frequency, aka the infinitynorm of H: H max He ( jω ) ω [ 2π, ] Q: Is the Lee criterion necessary for stability? No. MOD2 is stable (for DC inputs less than FS) but H = 4. Q: Is the Lee criterion sufficient to ensure stability? No. There are lots of counter-examples, but H.5 often works. ECE37 2
11 Simulated SQNR vs. H 5 th -order NTFs; -b Quant.; OSR = 32 SQNR (db) 9 7 SQNR has a broad maximum cliff! H umax (dbfs) Stable input limit drops as increases. H H ECE37 2 SQNR Limits -bit Modulation Peak SQNR (db) N = 8 N 7 N = 6 N = 5 N = 4 N = 3 N = 2 N = OSR ECE37 22
12 SQNR Limits for 2-bit Modulators 4 N = 8 N = 7 N = 6 N = 5 N = 4 N = 3 N = 2 Peak SQNR (db) N = OSR ECE37 23 SQNR Limits for 3-bit Modulators 4 N = 8 N = 7 N = 6 N = 5 N = 4 N = 3 N = 2 Peak SQNR (db) N = OSR ECE37 24
13 Generic Single-Loop Σ ADC Linear Loop Filter + Nonlinear Quantizer: E U L Y V L Y = L U + L V V = Y + E V = STF U + NTF E, where NTF = & STF = L L NTF Inverse Relations: L = /NTF, L = STF / NTF ECE37 25 Σ Toolbox Search for Delta Sigma Toolbox Specify OSR, lowpass/bandpass, no. of Q. levels. NTF (and STF) available. synthesizentf calculatetf Parameters for a specific topology. stuffabcd mapabcd scaleabcd ABCD: statespace description of the modulator. Time-domain simulation and SNR measurements. realize- NTF predictsnr, simulatedsm, simulatesnr Also mapctod simulateesl designhbf Manual is delsig.pdf (App. B of Schreier & Temes) ECE37 26
14 Σ Toolbox Modulator Model Modulator: U [-M, +M ] Quantizer: L L Y M = M = 2 M = 3 3 v 2 v v y y y e 2 e e -3 ECE37 27 V [-M, +M ] = 2 Loop filter can be specified by NTF or by ABCD, a state-space representation Mid-tread quantizer; v: even integers [ M,+M ] NTF STF = = L L L Mid-rise quantizer; v: odd integers [ M,+M ] NTF Synthesis synthesizentf Not all NTFs are realizable Causality requires h( ) =, or, in the frequency domain, H( ) =. Recall Hz ( ) = h( )z + h( )z + Not all NTFs yield stable modulators Rule of thumb for single-bit modulators: H <.5 [Lee]. Can optimize NTF zeros to minimize the mean-square value of H in the passband The NTF and STF share poles, and in some modulator topologies the STF zeros are not arbitrary Restrict the NTF such that an all-pole STF is maximally flat. (Almost the same as Butterworth poles.) ECE37 28
15 Lowpass Example [dsdemo] 5 th -order NTF, all zeros at DC Pole/Zero diagram: OSR = 32; H = synthesizentf(5); plotpz(h); f = linspace(,.5); z = exp(2i*pi*f); H_z = evaltf(h,z); plot(f,dbv(h_z)); g = rmsgain(h,,.5/osr) ECE37 29 Lowpass NTF Out-of-band gain =.5 db 2 4 rms in-band gain = 47 db / Normalized Frequency (f /f s ) ECE37 3
16 Improved 5 th -Order Lowpass NTF Zeros optimized for OSR=32 optimization flag OSR = 32; H = synthesizentf(5,osr,);... Zeros spread across the band-of-interest to minimize the rms value of the NTF. ECE37 3 Improved NTF db 2 6 rms gain = 66 db / Normalized Frequency (f /f s ) ECE37 32
17 Bandpass Example OSR = 64; center frequency f = /6; H=synthesizeNTF(6,OSR,,[],f);... [] or NaN means use default value, i.e. Hinf =.5 ECE37 33 Bandpass NTF and STF db NTF all-pole STF with same poles as Σ toolbox NTF Normalized Frequency (f /f s ) ECE37 34
18 Summary: NTF Selection If OSR is high, a single-bit modulator may work To improve SQNR, Optimize zeros, H Increase, or Increase order. If SQNR is insufficient, must use a multi-bit design Can turn all the above knobs to enhance performance. Feedback DAC assumed to be ideal ECE37 35 NTF-Based Simulation [dsdemo2] order=5; OSR=32; ntf = synthesizentf(order,osr,); N=2^7; fbin=959; A=.5; % 28K points input = A*sin(2*pi*fbin/N*[:N-]); output = simulatedsm(input,ntf); spec = fft(output.*ds_hann(n)/(n/4)); plot(dbv(spec(:n/(2*osr)))); In mex form; 28K points in <. sec dbfs/nbw 5 5 NBW=.5 bins FFT Bin Number (28K-point FFT) ECE37 36
19 Simulation Example Cont d u dbfs/nbw v Time (sample number) 8 NBW =.8x 4 f s (8k-point FFT) 2.5 Normalized Frequency (f /f s ) ECE37 37 SNR vs. Amplitude: simulatesnr [snr amp] = simulatesnr(ntf,osr); plot(amp,snr,'b-^'); 8 OSR=32 Peak SNR is 85 db. Max. input is 3 dbfs. SQNR (db) Input Amplitude (dbfs) ECE37 38
20 U MOD2 Expanded z z z Q E V un ( ) x ( n + ) x 2 ( n + ) x ( n) z - z - x 2 ( n) vn ( ) Q Difference Equations: v( n) = Qx ( 2 ( n) ) x ( n + ) = x ( n) vn ( ) + un ( ) x 2 ( n + ) = x 2 ( n) vn ( ) + x ( n + ) ECE37 39 Example Matlab Code function [v] = simulatemod2(u) x = ; x2 = ; for i = :length(u) v(i) = quantize( x2 ); x = x + u(i) - v(i); x2 = x2 + x - v(i); end return function v = quantize( y ) if y>= v = ; else v = -; end return ECE37 4
21 NLCOTD: True Single-Phase Dynamic FF D C Q + Clock not inverted anywhere + Small + Fast ECE37 4 TSPFF Operation D C C Y Z Q X C Can drop inverter. (Handy if making a divider.) D C X Y Z Q d ~d d ~d d ECE37 42
22 TSPFF Gotchas Leakage: Won t work if clock is too slow. Possible high current if clock is stopped. Need to add devices to hold the dynamic nodes at a safe value. No positive feedback Vulnerable to metastability. ECE37 43
Higher-Order Modulators: MOD2 and MODN
ECE37 Advanced Analog Circuits Lecture 2 Higher-Order Modulators: MOD2 and MODN Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding
More informationCourse Goals ADVANCED Σ. Highlights (i.e. What you will learn today) Review: SQNR vs. OSR. Review: MOD1 & MOD2
ECE37 Adanced Analog Circuits Lecture 5 ADANCED Σ Richard Schreier richard.schreier@analog.com Treor Caldwell treor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog circuit design
More informationSecond and Higher-Order Delta-Sigma Modulators
Second and Higher-Order Delta-Sigma Modulators MEAD March 28 Richard Schreier Richard.Schreier@analog.com ANALOG DEVICES Overview MOD2: The 2 nd -Order Modulator MOD2 from MOD NTF (predicted & actual)
More informationINTRODUCTION TO DELTA-SIGMA ADCS
ECE37 Advanced Analog Circuits INTRODUCTION TO DELTA-SIGMA ADCS Richard Schreier richard.schreier@analog.com NLCOTD: Level Translator VDD > VDD2, e.g. 3-V logic? -V logic VDD < VDD2, e.g. -V logic? 3-V
More informationINTRODUCTION TO DELTA-SIGMA ADCS
ECE1371 Advanced Analog Circuits Lecture 1 INTRODUCTION TO DELTA-SIGMA ADCS Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of
More informationOversampling Converters
Oversampling Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 56 Motivation Popular approach for medium-to-low speed A/D and D/A applications requiring
More informationEXAMPLE DESIGN PART 1
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog circuit
More informationEXAMPLE DESIGN PART 1
EE37 Advanced Analog ircuits Lecture 3 EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen understanding of MOS analog circuit
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 4 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationEXAMPLE DESIGN PART 1
EE37 Advanced Analog ircuits Lecture EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen understanding of MOS analog circuit design
More informationSlide Set Data Converters. Digital Enhancement Techniques
0 Slide Set Data Converters Digital Enhancement Techniques Introduction Summary Error Measurement Trimming of Elements Foreground Calibration Background Calibration Dynamic Matching Decimation and Interpolation
More informationEXAMPLE DESIGN PART 1
EE37 Advanced Analog ircuits Lecture EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen understanding of MOS analog circuit design
More informationELEN E4810: Digital Signal Processing Topic 11: Continuous Signals. 1. Sampling and Reconstruction 2. Quantization
ELEN E4810: Digital Signal Processing Topic 11: Continuous Signals 1. Sampling and Reconstruction 2. Quantization 1 1. Sampling & Reconstruction DSP must interact with an analog world: A to D D to A x(t)
More informationAnalysis of Finite Wordlength Effects
Analysis of Finite Wordlength Effects Ideally, the system parameters along with the signal variables have infinite precision taing any value between and In practice, they can tae only discrete values within
More informationSimulation, and Overload and Stability Analysis of Continuous Time Sigma Delta Modulator
UNLV Theses, Dissertations, Professional Papers, and Capstones 1-1-014 Simulation, and Overload and Stability Analysis of Continuous Time Sigma Delta Modulator Kyung Kang University of Nevada, Las Vegas,
More informationEEO 401 Digital Signal Processing Prof. Mark Fowler
EEO 401 Digital Signal Processing Pro. Mark Fowler Note Set #14 Practical A-to-D Converters and D-to-A Converters Reading Assignment: Sect. 6.3 o Proakis & Manolakis 1/19 The irst step was to see that
More informationAnalog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion
Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion 6.082 Fall 2006 Analog Digital, Slide Plan: Mixed Signal Architecture volts bits
More informationStability Condition in Terms of the Pole Locations
Stability Condition in Terms of the Pole Locations A causal LTI digital filter is BIBO stable if and only if its impulse response h[n] is absolutely summable, i.e., 1 = S h [ n] < n= We now develop a stability
More informationAN ABSTRACT OF THE THESIS OF
AN ABSTRACT OF THE THESIS OF Madhulatha Bonu for the degree of Master of Science in Electrical and Computer Engineering presented on November 8, 006. Title: Noise Coupling Techniques in Multi-Cell Delta-Sigma
More informationMultirate signal processing
Multirate signal processing Discrete-time systems with different sampling rates at various parts of the system are called multirate systems. The need for such systems arises in many applications, including
More informationOptimum Ordering and Pole-Zero Pairing of the Cascade Form IIR. Digital Filter
Optimum Ordering and Pole-Zero Pairing of the Cascade Form IIR Digital Filter There are many possible cascade realiations of a higher order IIR transfer function obtained by different pole-ero pairings
More informationDSP Design Lecture 2. Fredrik Edman.
DSP Design Lecture Number representation, scaling, quantization and round-off Noise Fredrik Edman fredrik.edman@eit.lth.se Representation of Numbers Numbers is a way to use symbols to describe and model
More informationEE 521: Instrumentation and Measurements
Aly El-Osery Electrical Engineering Department, New Mexico Tech Socorro, New Mexico, USA September 23, 2009 1 / 18 1 Sampling 2 Quantization 3 Digital-to-Analog Converter 4 Analog-to-Digital Converter
More informationLow-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement
Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland
More informationDesign of IIR filters
Design of IIR filters Standard methods of design of digital infinite impulse response (IIR) filters usually consist of three steps, namely: 1 design of a continuous-time (CT) prototype low-pass filter;
More informationAn Anti-Aliasing Multi-Rate Σ Modulator
An Anti-Aliasing Multi-Rate Σ Modulator Anthony Chan Carusone Depart. of Elec. and Comp. Eng. University of Toronto, Canada Franco Maloberti Department of Electronics University of Pavia, Italy May 6,
More informationDigital Signal Processing IIR Filter Design via Bilinear Transform
Digital Signal Processing IIR Filter Design via Bilinear Transform D. Richard Brown III D. Richard Brown III 1 / 12 Basic Procedure We assume here that we ve already decided to use an IIR filter. The basic
More informationETSF15 Analog/Digital. Stefan Höst
ETSF15 Analog/Digital Stefan Höst Physical layer Analog vs digital Sampling, quantisation, reconstruction Modulation Represent digital data in a continuous world Disturbances Noise and distortion Synchronization
More informationFilter Analysis and Design
Filter Analysis and Design Butterworth Filters Butterworth filters have a transfer function whose squared magnitude has the form H a ( jω ) 2 = 1 ( ) 2n. 1+ ω / ω c * M. J. Roberts - All Rights Reserved
More informationFinite Word Length Effects and Quantisation Noise. Professors A G Constantinides & L R Arnaut
Finite Word Length Effects and Quantisation Noise 1 Finite Word Length Effects Finite register lengths and A/D converters cause errors at different levels: (i) input: Input quantisation (ii) system: Coefficient
More informationREAL TIME DIGITAL SIGNAL PROCESSING
REAL TIME DIGITAL SIGNAL PROCESSING www.electron.frba.utn.edu.ar/dplab Digital Filters FIR and IIR. Design parameters. Implementation types. Constraints. Filters: General classification Filters: General
More informationSignals and Systems. Lecture 11 Wednesday 22 nd November 2017 DR TANIA STATHAKI
Signals and Systems Lecture 11 Wednesday 22 nd November 2017 DR TANIA STATHAKI READER (ASSOCIATE PROFFESOR) IN SIGNAL PROCESSING IMPERIAL COLLEGE LONDON Effect on poles and zeros on frequency response
More informationData Converter Fundamentals
Data Converter Fundamentals David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 33 Introduction Two main types of converters Nyquist-Rate Converters Generate output
More informationUNIVERSITY OF OSLO. Faculty of mathematics and natural sciences. Forslag til fasit, versjon-01: Problem 1 Signals and systems.
UNIVERSITY OF OSLO Faculty of mathematics and natural sciences Examination in INF3470/4470 Digital signal processing Day of examination: December 1th, 016 Examination hours: 14:30 18.30 This problem set
More informationDHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC2314- DIGITAL SIGNAL PROCESSING UNIT I INTRODUCTION PART A
DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC2314- DIGITAL SIGNAL PROCESSING UNIT I INTRODUCTION PART A Classification of systems : Continuous and Discrete
More informationE : Lecture 1 Introduction
E85.2607: Lecture 1 Introduction 1 Administrivia 2 DSP review 3 Fun with Matlab E85.2607: Lecture 1 Introduction 2010-01-21 1 / 24 Course overview Advanced Digital Signal Theory Design, analysis, and implementation
More informationDigital Signal Processing Lecture 8 - Filter Design - IIR
Digital Signal Processing - Filter Design - IIR Electrical Engineering and Computer Science University of Tennessee, Knoxville October 20, 2015 Overview 1 2 3 4 5 6 Roadmap Discrete-time signals and systems
More informationCMPT 889: Lecture 3 Fundamentals of Digital Audio, Discrete-Time Signals
CMPT 889: Lecture 3 Fundamentals of Digital Audio, Discrete-Time Signals Tamara Smyth, tamaras@cs.sfu.ca School of Computing Science, Simon Fraser University October 6, 2005 1 Sound Sound waves are longitudinal
More informationError Spectrum Shaping and Vector Quantization. Jon Dattorro Christine Law
Error Spectrum Shaping and Vector Quantization Jon Dattorro Christine Law in partial fulfillment of the requirements for EE392c Stanford University Autumn 1997 0. Introduction We view truncation noise
More informationEE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits
EE 58 Lecture 4 Filter Concepts/Terminology Basic Properties of Electrical Circuits Review from Last Time Filter Design Process Establish Specifications - possibly T D (s) or H D (z) - magnitude and phase
More informationDIGITAL SIGNAL PROCESSING UNIT III INFINITE IMPULSE RESPONSE DIGITAL FILTERS. 3.6 Design of Digital Filter using Digital to Digital
DIGITAL SIGNAL PROCESSING UNIT III INFINITE IMPULSE RESPONSE DIGITAL FILTERS Contents: 3.1 Introduction IIR Filters 3.2 Transformation Function Derivation 3.3 Review of Analog IIR Filters 3.3.1 Butterworth
More informationEECE 301 Signals & Systems Prof. Mark Fowler
EECE 3 Signals & Systems Prof. ark Fowler Note Set #28 D-T Systems: DT Filters Ideal & Practical /4 Ideal D-T Filters Just as in the CT case we can specify filters. We looked at the ideal filter for the
More informationChapter 7: IIR Filter Design Techniques
IUST-EE Chapter 7: IIR Filter Design Techniques Contents Performance Specifications Pole-Zero Placement Method Impulse Invariant Method Bilinear Transformation Classical Analog Filters DSP-Shokouhi Advantages
More informationAn Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor. ΔΣ Modulator. Electronic Design Automation Laboratory
Electronic Design Automation Laboratory National Central University Department of Electrical Engineering, Taiwan ( R.O.C) An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor
More informationMulti-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors
Multi-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors Indexing terms: Multi-bit ΣΔ Modulators, High-speed, high-resolution A/D conversion. This paper presents
More informationNumbering Systems. Computational Platforms. Scaling and Round-off Noise. Special Purpose. here that is dedicated architecture
Computational Platforms Numbering Systems Basic Building Blocks Scaling and Round-off Noise Computational Platforms Viktor Öwall viktor.owall@eit.lth.seowall@eit lth Standard Processors or Special Purpose
More informationActive Filter Design by Carsten Kristiansen Napier University. November 2004
by Carsten Kristiansen November 2004 Title page Author: Carsten Kristiansen. Napier No: 0400772. Assignment partner: Benjamin Grydehoej. Assignment title:. Education: Electronic and Computer Engineering.
More informationMultimedia Signals and Systems - Audio and Video. Signal, Image, Video Processing Review-Introduction, MP3 and MPEG2
Multimedia Signals and Systems - Audio and Video Signal, Image, Video Processing Review-Introduction, MP3 and MPEG2 Kunio Takaya Electrical and Computer Engineering University of Saskatchewan December
More informationSymbolic Dynamics of Digital Signal Processing Systems
Symbolic Dynamics of Digital Signal Processing Systems Dr. Bingo Wing-Kuen Ling School of Engineering, University of Lincoln. Brayford Pool, Lincoln, Lincolnshire, LN6 7TS, United Kingdom. Email: wling@lincoln.ac.uk
More informationRoundoff Noise in Digital Feedback Control Systems
Chapter 7 Roundoff Noise in Digital Feedback Control Systems Digital control systems are generally feedback systems. Within their feedback loops are parts that are analog and parts that are digital. At
More informationLecture 7 Discrete Systems
Lecture 7 Discrete Systems EE 52: Instrumentation and Measurements Lecture Notes Update on November, 29 Aly El-Osery, Electrical Engineering Dept., New Mexico Tech 7. Contents The z-transform 2 Linear
More informationELEG 305: Digital Signal Processing
ELEG 305: Digital Signal Processing Lecture : Design of Digital IIR Filters (Part I) Kenneth E. Barner Department of Electrical and Computer Engineering University of Delaware Fall 008 K. E. Barner (Univ.
More informationON FINITE-PRECISION EFFECTS IN LATTICE WAVE-DIGITAL FILTERS
ON FINITE-PRECISION EFFECTS IN LATTICE WAVE-DIGITAL FILTERS Isabel M. Álvarez-Gómez, J.D. Osés and Antonio Álvarez-Vellisco EUIT de Telecomunicación, Camino de la Arboleda s/n, Universidad Politécnica
More informationMassachusetts Institute of Technology Department of Electrical Engineering and Computer Science. Fall Solutions for Problem Set 2
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Issued: Tuesday, September 5. 6.: Discrete-Time Signal Processing Fall 5 Solutions for Problem Set Problem.
More informationIntroduction to Digital Signal Processing
Introduction to Digital Signal Processing 1.1 What is DSP? DSP is a technique of performing the mathematical operations on the signals in digital domain. As real time signals are analog in nature we need
More informationSNR Calculation and Spectral Estimation [S&T Appendix A]
SR Calculation and Spectral Estimation [S&T Appendix A] or, How not to make a mess of an FFT Make sure the input is located in an FFT bin 1 Window the data! A Hann window works well. Compute the FFT 3
More informationHomework Assignment 11
Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors
More informationOptimum Ordering and Pole-Zero Pairing. Optimum Ordering and Pole-Zero Pairing Consider the scaled cascade structure shown below
Pole-Zero Pairing of the Cascade Form IIR Digital Filter There are many possible cascade realiations of a higher order IIR transfer function obtained by different pole-ero pairings and ordering Each one
More informationSlide Set Data Converters. High-Order, CT Σ Converters and Σ DAC
0 lide et Data Converters High-Order, CT Σ Converters and Σ DAC 1 NR Enhancement ummary High Order Noise haping Continuos-Time Σ Modulators Band-Pass Σ Modulators Oversampling DAC 2 NR Enhancement Many
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationEE 230 Lecture 43. Data Converters
EE 230 Lecture 43 Data Converters Review from Last Time: Amplitude Quantization Unwanted signals in the output of a system are called noise. Distortion Smooth nonlinearities Frequency attenuation Large
More informationLike bilateral Laplace transforms, ROC must be used to determine a unique inverse z-transform.
Inversion of the z-transform Focus on rational z-transform of z 1. Apply partial fraction expansion. Like bilateral Laplace transforms, ROC must be used to determine a unique inverse z-transform. Let X(z)
More informationDistortion Analysis T
EE 435 Lecture 32 Spectral Performance Windowing Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Quantization Noise . Review from last lecture. Distortion Analysis
More informationDiscrete-Time Signals and Systems. Efficient Computation of the DFT: FFT Algorithms. Analog-to-Digital Conversion. Sampling Process.
iscrete-time Signals and Systems Efficient Computation of the FT: FFT Algorithms r. eepa Kundur University of Toronto Reference: Sections 6.1, 6., 6.4, 6.5 of John G. Proakis and imitris G. Manolakis,
More informationVALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF INFORMATION TECHNOLOGY. Academic Year
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur- 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY Academic Year 2016-2017 QUESTION BANK-ODD SEMESTER NAME OF THE SUBJECT SUBJECT CODE SEMESTER YEAR
More informationOther types of errors due to using a finite no. of bits: Round- off error due to rounding of products
ECE 8440 Unit 12 More on finite precision representa.ons (See sec.on 6.7) Already covered: quan.za.on error due to conver.ng an analog signal to a digital signal. 1 Other types of errors due to using a
More informationDiscrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)
Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 0., 0.2) Tuesday 6th of February, 200, 9:5 :45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics Office
More informationEE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise
EE 230 Lecture 40 Data Converters Amplitude Quantization Quantization Noise Review from Last Time: Time Quantization Typical ADC Environment Review from Last Time: Time Quantization Analog Signal Reconstruction
More informationEE 521: Instrumentation and Measurements
Aly El-Osery Electrical Engineering Department, New Mexico Tech Socorro, New Mexico, USA November 1, 2009 1 / 27 1 The z-transform 2 Linear Time-Invariant System 3 Filter Design IIR Filters FIR Filters
More informationDigital Signal Processing
COMP ENG 4TL4: Digital Signal Processing Notes for Lecture #21 Friday, October 24, 2003 Types of causal FIR (generalized) linear-phase filters: Type I: Symmetric impulse response: with order M an even
More informationEE123 Digital Signal Processing
EE123 Digital Signal Processing Lecture 19 Practical ADC/DAC Ideal Anti-Aliasing ADC A/D x c (t) Analog Anti-Aliasing Filter HLP(jΩ) sampler t = nt x[n] =x c (nt ) Quantizer 1 X c (j ) and s < 2 1 T X
More informationFilter Banks II. Prof. Dr.-Ing. G. Schuller. Fraunhofer IDMT & Ilmenau University of Technology Ilmenau, Germany
Filter Banks II Prof. Dr.-Ing. G. Schuller Fraunhofer IDMT & Ilmenau University of Technology Ilmenau, Germany Page Modulated Filter Banks Extending the DCT The DCT IV transform can be seen as modulated
More informationDigital Signal Processing Lecture 9 - Design of Digital Filters - FIR
Digital Signal Processing - Design of Digital Filters - FIR Electrical Engineering and Computer Science University of Tennessee, Knoxville November 3, 2015 Overview 1 2 3 4 Roadmap Introduction Discrete-time
More informationLab 4: Quantization, Oversampling, and Noise Shaping
Lab 4: Quantization, Oversampling, and Noise Shaping Due Friday 04/21/17 Overview: This assignment should be completed with your assigned lab partner(s). Each group must turn in a report composed using
More informationOPERATIONAL AMPLIFIER APPLICATIONS
OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference
More informationDesign IIR Filters Using Cascaded Biquads
Design IIR Filters Using Cascaded Biquads This article shows how to implement a Butterworth IIR lowpass filter as a cascade of second-order IIR filters, or biquads. We ll derive how to calculate the coefficients
More informationAnalogue Filters Design and Simulation by Carsten Kristiansen Napier University. November 2004
Analogue Filters Design and Simulation by Carsten Kristiansen Napier University November 2004 Title page Author: Carsten Kristiansen. Napier No: 04007712. Assignment title: Analogue Filters Design and
More informationOptimal Design of Real and Complex Minimum Phase Digital FIR Filters
Optimal Design of Real and Complex Minimum Phase Digital FIR Filters Niranjan Damera-Venkata and Brian L. Evans Embedded Signal Processing Laboratory Dept. of Electrical and Computer Engineering The University
More informationPrinciples of Communications
Principles of Communications Weiyao Lin, PhD Shanghai Jiao Tong University Chapter 4: Analog-to-Digital Conversion Textbook: 7.1 7.4 2010/2011 Meixia Tao @ SJTU 1 Outline Analog signal Sampling Quantization
More informationDiscrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)
Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 10.1, 10.2) Tuesday 16th of February, 2010, 0, 9:15 11:45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics
More informationDiscrete-Time Signals and Systems. Frequency Domain Analysis of LTI Systems. The Frequency Response Function. The Frequency Response Function
Discrete-Time Signals and s Frequency Domain Analysis of LTI s Dr. Deepa Kundur University of Toronto Reference: Sections 5., 5.2-5.5 of John G. Proakis and Dimitris G. Manolakis, Digital Signal Processing:
More informationThe Approximating Impedance
Georgia Institute of Technology School of Electrical and Computer Engineering ECE 4435 Op Amp Design Laboratory Fall 005 DesignProject,Part A White Noise and Pink Noise Generator The following explains
More informationI. Motivation & Examples
I. Motivation & Examples Output depends on current input and past history of inputs. State embodies all the information about the past needed to predict current output based on current input. State variables,
More informationCast of Characters. Some Symbols, Functions, and Variables Used in the Book
Page 1 of 6 Cast of Characters Some s, Functions, and Variables Used in the Book Digital Signal Processing and the Microcontroller by Dale Grover and John R. Deller ISBN 0-13-081348-6 Prentice Hall, 1998
More informationEE482: Digital Signal Processing Applications
Professor Brendan Morris, SEB 3216, brendan.morris@unlv.edu EE482: Digital Signal Processing Applications Spring 2014 TTh 14:30-15:45 CBC C222 Lecture 05 IIR Design 14/03/04 http://www.ee.unlv.edu/~b1morris/ee482/
More informationPoles and Zeros in z-plane
M58 Mixed Signal Processors page of 6 Poles and Zeros in z-plane z-plane Response of discrete-time system (i.e. digital filter at a particular frequency ω is determined by the distance between its poles
More informationDetailed Solutions to Exercises
Detailed Solutions to Exercises Digital Signal Processing Mikael Swartling Nedelko Grbic rev. 205 Department of Electrical and Information Technology Lund University Detailed solution to problem E3.4 A
More informationDigital Control & Digital Filters. Lectures 21 & 22
Digital Controls & Digital Filters Lectures 2 & 22, Professor Department of Electrical and Computer Engineering Colorado State University Spring 205 Review of Analog Filters-Cont. Types of Analog Filters:
More informationEffect of Clock Jitter Error on the Performance Degradation of Multi-bit Continuous-Time Σ Modulators With NRZ DAC
Effect of Clock Jitter Error on the Performance Degradation of Multi-bit Continuous-Time Σ Modulators With NRZ R. Tortosa, J.M. de la Rosa, A. Rodríguez-Vázquez and F.V. Fernández Instituto de Microelectrónica
More information! Introduction. ! Discrete Time Signals & Systems. ! Z-Transform. ! Inverse Z-Transform. ! Sampling of Continuous Time Signals
ESE 531: Digital Signal Processing Lec 25: April 24, 2018 Review Course Content! Introduction! Discrete Time Signals & Systems! Discrete Time Fourier Transform! Z-Transform! Inverse Z-Transform! Sampling
More informationOptimal design of discrete-time delta sigma modulators
UNLV Theses, Dissertations, Professional Papers, and Capstones 2009 Optimal design of discrete-time delta sigma modulators Matthew Edward Jackson University of Nevada Las Vegas Follow this and additional
More informationExperiment 13 Poles and zeros in the z plane: IIR systems
Experiment 13 Poles and zeros in the z plane: IIR systems Achievements in this experiment You will be able to interpret the poles and zeros of the transfer function of discrete-time filters to visualize
More informationAspects of Continuous- and Discrete-Time Signals and Systems
Aspects of Continuous- and Discrete-Time Signals and Systems C.S. Ramalingam Department of Electrical Engineering IIT Madras C.S. Ramalingam (EE Dept., IIT Madras) Networks and Systems 1 / 45 Scaling the
More informationECE503: Digital Signal Processing Lecture 6
ECE503: Digital Signal Processing Lecture 6 D. Richard Brown III WPI 20-February-2012 WPI D. Richard Brown III 20-February-2012 1 / 28 Lecture 6 Topics 1. Filter structures overview 2. FIR filter structures
More informationPipelined multi step A/D converters
Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase
More informationIT DIGITAL SIGNAL PROCESSING (2013 regulation) UNIT-1 SIGNALS AND SYSTEMS PART-A
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING IT6502 - DIGITAL SIGNAL PROCESSING (2013 regulation) UNIT-1 SIGNALS AND SYSTEMS PART-A 1. What is a continuous and discrete time signal? Continuous
More informationFROM ANALOGUE TO DIGITAL
SIGNALS AND SYSTEMS: PAPER 3C1 HANDOUT 7. Dr David Corrigan 1. Electronic and Electrical Engineering Dept. corrigad@tcd.ie www.mee.tcd.ie/ corrigad FROM ANALOGUE TO DIGITAL To digitize signals it is necessary
More informationFINITE PRECISION EFFECTS 1. FLOATING POINT VERSUS FIXED POINT 3. TYPES OF FINITE PRECISION EFFECTS 4. FACTORS INFLUENCING FINITE PRECISION EFFECTS
FINITE PRECISION EFFECTS 1. FLOATING POINT VERSUS FIXED POINT 2. WHEN IS FIXED POINT NEEDED? 3. TYPES OF FINITE PRECISION EFFECTS 4. FACTORS INFLUENCING FINITE PRECISION EFFECTS 5. FINITE PRECISION EFFECTS:
More information1 1.27z z 2. 1 z H 2
E481 Digital Signal Processing Exam Date: Thursday -1-1 16:15 18:45 Final Exam - Solutions Dan Ellis 1. (a) In this direct-form II second-order-section filter, the first stage has
More information