A Statistical Study of the Effectiveness of BIST Jitter Measurement Techniques
|
|
- Natalie McCarthy
- 5 years ago
- Views:
Transcription
1 A Statistical Study of the Effectiveness of BIST Jitter Measurement Techniques David Bordoley, Hieu guyen, Mani Soma Department of Electrical Engineering, University of Washington, Seattle WA {bordoley, hieun, Abstract This paper describes a statistical study of the effectiveness of state-of-the-art built-in-self-test (BIST) jitter measurement techniques. Many BIST solutions under-sample the signal under test, estimating the jitter in a system based upon a subset of the total number of clock edges. In this paper, we explore how under-sampling affects the accuracy of jitter measurements, and demonstrate a technique for estimating the actual jitter using a Gaussian distribution estimation. Our theoretical results were verified through a simulation study and comparison to experimental data collected from a 400 MHz phase-locked loop supplied by an industry sponsor. Keywords: jitter, built-in-self-test, phase-locked loops. 1. Introduction The push by consumers for microprocessor and communication systems with ever increasing speed and performance has led to the increase of clock frequencies into the multi-ghz range. At such high frequencies, the effect of even single digit pico-second jitter can quickly become a major system performance issue for designers and may even cause system failure. Furthermore, multi-ghz signals present many new obstacles to jitter testing. Traditionally, jitter has been measured off-chip using automated testing equipment (ATE), but at such high frequencies this is becoming increasingly expensive and impractical. This dilemma has led many test designers to suggest a move to built-in-selftest (BIST) on-chip methods. Various BIST strategies for measuring jitter exist, such as those mentioned in [1], [], [3], and [4]. One potential pitfall of many proposed BIST jitter measurement techniques is that they do not measure the jitter between every clock edge. Rather they under-sample the edges of a clock signal and fit the measured jitter to a probability density function to estimate the actual jitter in the system [1]. Until now, it has been widely accepted but not proven that under-sampling clock edges should not significantly affect the amount of measured jitter. However, the use of under-sampling has led many industry designers to question the quality of proposed BIST solutions as accurate jitter measurement techniques. In particular, concern has been expressed that these techniques may underestimate the actual jitter in the system by failing to consider jitter in between the sampled cycles. In this paper we seek to quantize the impact of under-sampling on the measured RMS cycle-to-cycle jitter, and present a method for more accurate jitter estimation.. Measuring cycle-to-cycle jitter Jitter is the time domain realization of frequency domain phase noise and is intrinsic to all electronic systems. It results in a variation of the clock edge from the ideal time location and can lead to degradation of system performance, potentially leading to system failure. Several forms of jitter exist such as timing and period jitter; however cycle-to-cycle jitter is of particular importance to communication and digital system designers and is the focus of this study. Cycle-to-cycle jitter is the instantaneous change in the period of a signal per cycle [5]. Figure 1 illustrates the effect of cycle-to-cycle jitter on a typical clock signal. Figure 1. Illustration of cycle-to-cycle jitter [5]. Cycle-to-cycle jitter can be expressed mathematically in terms of the difference of the periods of two adjacent cycles as shown in (1): Jcc, (1) n = Tn Tn 1 where T n is the period of the nth clock cycle. While the instantaneous value of the cycle-to-cycle jitter is an important metric of system performance, the RMS value of the cycle-to-cycle jitter collected over a long period of time proves useful in determining the effective jitter in a system and can be computed using (). n 1 tot JccRMS = ( Jcc n ) () n tot n = 1 Ideally, the measured RMS cycle-to-cycle jitter would be based upon the instantaneous cycle-to-cycle jitter measured between every cycle of operation over a long X/05/$ IEEE. 100
2 period time. However, this is not possible or practical using currently available BIST measurement techniques due to the multi-ghz frequency of the signals under test. Instead, these methods measure the cycle-to-cycle jitter using an under-sampling technique where only 1 out of edges is sampled during measurement (Figure ). JccRMS measured = n tot / 1 ( T n T n 1) (3) n / tot n= 1 where is the subdivision ratio. Since T n and T n-1 are both IID random variables, this equation can be reduced to the form in (4). JccRMS measured = 1 n tot n tot ( Tn Tn 1) n= 1 (4) Figure. Zero-crossing locations used to measure jitter for = 1, and 4. The use of under-sampling presents several theoretical problems that must be addressed before BIST jitter measurement techniques are widely adopted in industry. Of particular concern is the potential of missing jitter that occurs in between measured edges due to both periodic and random noise in the signal under test. 3. Modeling jitter Jitter is a statistical variation in the edge of a clock signal and can therefore be modeled as a statistical process. The total jitter in a system can be expressed as the convolution of two distinct types of jitter: deterministic jitter and random jitter. Deterministic clock jitter occurs due to periodic noise sources in a circuit, such as duty cycle distortion and tends to be non- Gaussian distributed and periodic. Random jitter is attributed to the random motion of particles within a device or transmission medium [6] and tends to be Gaussian distributed. It is interesting to note that in the absence of deterministic jitter, jitter in a system can be treated as Gaussian distributed. One method that claims to model both deterministic and random jitter is the Tailfit model proposed in [6] and [7]. This model is used in several industry applications and will be used as a point of reference in this study. 4. Theoretical analysis Since the random component of jitter is purely Gaussian distributed, we can easily decompose the theoretical effects of under-sampling if deterministic jitter is ignored. This mathematical simplification allows us to assume that the individually measured periods in (1) are independent and identically distributed (IID) random variables. The measured RMS cycle-to-cycle jitter using under-sampling is: Substituting in, the actual RMS jitter can then be estimated from the measured RMS jitter using (5). JccRMS actual = JccRMS (5) measured The accuracy of the estimated actual RMS cycle-tocycle jitter is governed by the law of large numbers. Given a large enough sample size the estimation can be made arbitrarily accurate. Furthermore, the work in [8] shows that the Gaussian estimation can be fairly accurate representation of the actual jitter in a system if the frequency of periodic noise is significantly slower than the frequency of the signal under test. 5. Study method In order to quantize the effect of under-sampling upon RMS cycle-to-cycle random jitter measurements, a method and implementation were developed to produce a realistic jittery clock signal. 1. Generate a digital clock signal with frequency F for C cycles.. Use a statistical jitter noise model to generate a variation in each edge of the signal. 3. Measure the arrival time of every rising edge in the signal. 4. Choose the desired under-sampling ratio,, and measure the cycle-to-cycle between every cycles for the desired number of clock cycles. 5. Compute the RMS cycle-to-cycle jitter based on under-sampling. 6. Compare with exact RMS cycle-to-cycle jitter result, and verify the correction factor in (5). This method, while relatively simple, can be used to very accurately simulate the effect of under-sampling on the measured cycle-to-cycle jitter. In particular, it is a very robust technique due to the fact that any statistical jitter noise model can be used to perturb the signal edge. In performing this study, we took advantage of this fact by simulating with three different models of jitter: 101
3 uniform random, Gaussian random and the Tailfit model [6, 7]. 6. Simulation setup A Matlab simulation was conducted to test the effect of under-sampling on the measured RMS cycle-to-cycle jitter using the method described in section 3. A 6 GHz ideal digital clock signal was used for testing purposes as it is well within the expected clock frequency range of state-of-the-art phase-locked loops. Three different noise models were used to create the jittery clock edge, each applying jitter within the single digit pico-second range. The first noise model treated clock jitter as a uniform random variable. While this does not accurately represent the jitter distribution in real systems, it does provide an interesting point of reference. For this simulation a uniform random amount of jitter ranging from +/- 10 ps was applied to the test waveform. This jitter distribution is illustrated in Figure 3. Figure 4. ormalized histogram of the Gaussian jitter distribution. µl =.5 ps, σ l = 1 ps µr = 7.5 ps, σ r = 1 ps Figure 5. ormalized histogram of the Tailfit jitter distribution. Figure 3. ormalized histogram of the uniform random jitter distribution. The second jitter model treated jitter in the system as Gaussian distributed. As noted in [6], this model fairly accurately models jitter when ignoring the effects of deterministic jitter. For this simulation, a Gaussian distribution of jitter was applied to the waveform with a mean value of zero and standard deviation of 10 ps as shown in Figure 4. Finally, a simulation was conducted using the Tailfit model. The authors of [6, 7] claim this model accurately represents both random and deterministic jitter. For the purpose of simulation, we assumed a jitter distribution as shown in Figure 5. A zero-crossing technique was used to measure the arrival time of each rising edge. This method was chosen due to the strictly digital nature of the signals being tested, and was adequate for our purpose. For each jitter model, RMS cycle-to-cycle jitter was calculated using under-sampling ratios of = 1,, 4, 8 and 16, with the number of cycles varying from 100 to 10, Simulation results Figures 6 through 8 show the measured RMS cycle-tocycle jitter on simulated 6 GHz clock signals with uniform distributed, Gaussian distributed and Tailfit distributed jitter respectively. For each distribution, RMS cycle-to-cycle jitter was calculated over 100, 1000 and 10,000 clock cycles varying the under-sampling ratio,, from 1 to 16. The calculated values are equivalent to the measured RMS cycle-to-cycle jitter using under-sampling without a correction factor. Tables 1 through 9 show comparisons of the calculated RMS cycle-to-cycle jitter for each undersampling ratio, as well as the actual jitter after the correction factor in (5) is applied. Finally each table provides the percentage error between the measurement with no under-sampling and the measurement made when using under-sampling with a correction factor. A positive error indicates an over estimation of the actual jitter, while a negative error indicates an under estimation. 10
4 7.1 Simulated results for uniform random distribute jitter As shown in Figure 6 and Tables 1,, and 3, significant amounts of jitter are missed when calculating the RMS cycle-to-cycle jitter of uniform random distributed jitter using under-sampled measurements. However, it is possible to accurately predict the actual jitter in the signal when using the correction factor in (5). As expected the accuracy of the correction factor is highly dependent on the number of samples collected. For instance, when measuring over 100 cycles it was possible to predict the actual jitter within a nine-percent error of the measurement made with no under-sampling using an under-sampling ratio of = (Table 1). Measuring over 1000 cycles, it was possible to predict actual jitter within a single percentage point with =, and the = 4 measurement varied by only fourteen percent from the measurement made with no under-sampling (Table ). Similar results were seen when measuring over 10,000 cycles, where under-sampling with = 8 still yielded only a single-digit percentage error, and = 16 had only a thirteen percent error (Table 8). It is worth noting some of the statistical inaccuracies in the raw data. These inaccuracies are most prevalent when measuring over 100 and 1000 cycles with large sampling ratios. The obvious source of these inaccuracies is lack of a large enough data set in the RMS cycle-tocycle calculation, preventing the measurement from converging to the expected value. RMS Cycle-to-Cycle umber of Cycles = 1 = = 4 = 8 = 16 Figure 6: Measured RMS cycle-to-cycle jitter on a 6 GHz signal with uniform random distributed jitter. Table 1. jitter vs. actual jitter with correction factor measured over 100 cycles for uniform random distributed jitter. RMS A A Table. jitter vs. actual jitter with correction factor measured over 1000 cycles for uniform random distributed jitter. RMS A A Table 3. jitter vs. actual jitter with correction factor measured over 10,000 cycles for uniform random distributed jitter. RMS A A Simulation results for Gaussian distributed jitter The results for Gaussian distributed jitter were even more encouraging than those observed for uniform distributed jitter. The improvement in accuracy over the uniform distributed jitter is to be expected as our theoretical correction factor is based upon an assumption of Gaussian distributed jitter. For instance, with a 100 cycles and an under-sampling ratio of two, it was possible to predict the actual jitter within five percent of the measurement made with no under-sampling (Table 4). Measuring over 1000 cycles, it was again possible to predict the actual jitter within a single-digit percentage point using =, and with = 4 the percentage error was only eight percent (Table 5). The results measured over 10,000 cycles were the most encouraging though. With both = and = 4, it was possible to predict the actual jitter within a single percentage point, while both = 8 and = 16 yielded only four percent error (Table 6). RMS Cycle-to-Cycle umber of Cycles = 1 = = 4 = 8 = 16 Figure 7: Measured RMS cycle-to-cycle jitter on a 6 GHz signal with Gaussian distributed jitter. 103
5 Table 4. jitter vs. actual jitter with correction factor measured over 100 cycles for Gaussian distributed jitter. RMS A A Table 5. jitter vs. actual jitter with correction factor measured over 1000 cycles for Gaussian distributed jitter. RMS A A Table 6. jitter vs. actual jitter with correction factor measured over 10,000 cycles for the Gaussian distributed jitter. RMS A A Simulation results for Tailfit distributed jitter The results obtained from measurements made on a clock signal with Tailfit distributed jitter mostly mirrored those made with uniform and Gaussian distributed jitter. As shown in Table 7, with 100 cycles of data, it was possible to predict the actual jitter within 10 percent of the actual jitter measured with no under-sampling with = (Table 7). Measuring over 1000 cycles, it was possible to predict within two percent of the actual jitter using both = and = 4 (Table 8). Measuring over 10,000 cycles also yielded similar results (Table 9). RMS Cycle-to-Cycle umber of Cycles = 1 = = 4 = 8 = 16 Figure 8: Measured RMS cycle-to-cycle jitter on a 6 GHz signal with Tailfit distributed jitter. Table 7. jitter vs. actual jitter with correction factor measured over 100 cycles for Tailfit distributed jitter. RMS A A Table 8. jitter vs. actual jitter with correction factor measured over 1000 cycles for Tailfit distributed jitter. RMS A A Table 9. jitter vs. actual jitter with correction factor measured over 10,000 cycles for the Tailfit distributed jitter. RMS A A Experimental results based on real phaselocked-loop (PLL) data Data provided by an industry sponsor from a commercially available 400 MHz phase-locked loop is used as a point comparison to validate our method and simulation models. Figure 9 shows a segment of the waveform and Figure 10 shows a histogram of the period 104
6 distribution in the signal. otice that the distribution of periods appears to be Gaussian. Time (ns) Figure 9. Waveform segment of the 400 MHz PLL signal. Periods (ns) Figure 10. ormalized histogram of the period distribution of the 400 MHz PLL signal. Cycle-to-cycle jitter was measured for both 100 and 1000 clock cycles with under-sampling ratios of equal to 1,, 4, 8 and 16. ot enough data was provided to test 10,000 cycles. Figure 11 shows the resulting RMS cycleto-cycle jitter that was measured for each test case. Tables 10 and 11 show the estimated jitter given a correction factor and the percentage error from the actual RMS cycle-to-cycle jitter. RMS Cycle-to-Cycle Voltage (V) umber of Cycles = 1 = = 4 = 8 = 16 Figure 11. Measured RMS Cycle-to-Cycle Jitter on the 400 MHz PLL Signal. Table 10. jitter vs. actual jitter with correction factor measured over 100 cycles on the 400 MHz PLL signal. RMS A A Table 11. jitter vs. actual jitter with correction factor measured over 1000 cycles on the 400 MHz PLL signal. RMS A A The resulting data collected from the PLL data, confirms the results obtained through simulation. Measuring over 1,000 cycles, a 1 percent error existed between the estimated jitter based upon the measured cycle-to-cycle jitter with an under-sampling ratio of 16 and the actual ideal measured value. Given the mostly Gaussian distribution of period widths in the signal, this result is to be expected and is consistent with the percentage error measured using Gaussian distributed jitter over 1000 cycles as shown in Table 5. Furthermore, our results were confirmed by our industry sponsor who indicated that the noise during this specific test was indeed Gaussian. This indicates that the use of a Gaussian estimation in the derivation of the correction factor is indeed accurate enough to predict the actual jitter in a system. 9. Future Work As mentioned in Section 1, most state-of-the-art BIST jitter measurement solutions do not compute RMS jitter directly, but instead use a probability density function (PDF) generated from the individual cycle-tocycle jitter measurements to estimate the amount of jitter in a system. Going forward with this research we plan to adapt our technique to allow estimation of jitter based on an under-sampled PDF, which will be presented in a follow up to this paper. Initial results collected from the real PLL data used in Section 8 do suggest that under-sampling has a significant effect on the measure jitter PDF. Figures 1 and 13 show the PDFs of the cycle-to-cycle jitter measured with = 1 and =, respectively. It is clear that significant amounts of jitter (ignoring the fundamental) are missed 105
7 using only a small under-sampling ratio. Similar results were seen for other under-sampling ratios as well. This visual observation is confirmed by comparing the measured ideal standard deviation to the standard deviations of the under-sampled measurements as show in Table 1. It is interesting to note that it is possible to fairly accurately predict the standard deviation from an under-sampled measurement using the same correction factor proposed for RMS cycle-to-cycle jitter as shown Table 1. This observation can most likely be attributed to the fact that the proposed correction factor is based upon a Gaussian estimation and the jitter on this signal appears to be Gaussian as shown in Figure 1. While further work is needed to provide a theoretically basis for these observations, these results seem to correlate with our observations of the effect of under-sampling on measured jitter and the correction factor used in measuring RMS cycle-to-cycle jitter. Figure 1. Cycle-to-cycle normalized jitter distribution on the 400 MHz PLL signal. Table 1. jitter standard deviation vs. actual jitter standard deviation measured over 1000 cycles on the 400 MHz PLL signal. Standard Deviation (ps) % Error Predicted Actual Standard Deviation with Correction Factor (ps) % Error A A A Conclusion In this paper we presented a statistical study of the effectiveness of BIST jitter measurement techniques that use under-sampling of the clock edges to measure cycleto-cycle jitter. In particular, we showed that undersampling has a significant effect upon the amount of cycle-to-cycle jitter measured versus the actual cycle-tocycle jitter in the signal under test. We verified our simulated results by comparison to data collected from a commercially available 400 MHz phase-locked loop. Finally, we have provided a metric for estimating the actual cycle-to-cycle jitter in a signal based upon an under-sampled measurement. While this metric is based upon a Gaussian estimation of jitter, the method used to derive the metric can be extended to use any mathematical model for jitter. 11. Acknowledgements The authors of this paper would like to thank the following companies and organizations for their support of this research. Semiconductor Research Corporation, Task# ational Science Foundation, Contract# CCR ational Semiconductor Corporation Motorola, Inc. 1. References [1] S. Sunter, A. Roy, BIST for Phase-Locked Loops in Digital Applications, Proc. IEEE International Test Conference, pp , 1999 Figure 13. Cycle-to-cycle normalized jitter distribution on the 400 MHz PLL signal, using an under-sampling ratio of =. [] A. H. Chan, G. W. Roberts, A Jitter Characterization System Using Component-Invariant Vernier Delay Line, IEEE Transactions on VLSI Systems, Vol. 1, o. 1, pp , January 004 [3] H. Lin, K. Taylor, A. Chong, E. Chan, M. Soma, H. Haggag, J. Huard, and J. Braatz, CMOS Built-In Test Architecture for High-Speed Jitter Measurement, Proc. IEEE International Test Conference, pp , 003 [4] P.M. Levine, G.W. Roberts, A High-Resolution Flash Time-To- Digital Converter and Calibration Scheme, Proc. IEEE International Test Conference, pp , 004 [5] T.J. Yamaguchi, M. Soma, D. Halter, R Raina, J. issen, and M. Ishida, A Method of Measuring the Cycle-to-Cycle Period Jitter of High 106
8 Frequency Clock Signals, VLSI Test Symposium, 19 th IEEE Proceedings on., pp April, 9 th May 3 rd, 001 [6] M. Li, J. Wilstrup, R. Jessen, D. Petrich, A ew Method for Jitter Decomposition Through Its Distribution Tail Fitting, Proc. IEEE International Test Conference, pp , 1999 [7] M. Li, J. Wilstrup, Paradigm Shift for Jitter and oise in Design and Test > GB/s Communication Systems, Proc. of the International conference on Computer Desing, pp , 003 [8] C. Ong, D. Hong, K. Cheng, L. Wang, Random Jitter Extraction Technique in a Multi-Gigahertz Signal, Proceeding of the Design Automation and Test in Europe Conference, pp , 004 About the Authors David Bordoley is currently an electrical engineering graduate student at the University of Washington. He recently completed his masters, and is beginning work on his Ph.D. with Professor Mani Soma. His academic interests include BIST for mixed-signal and RF applications. Hieu guyen is a Ph.D. student at University of Washington studying under Professor Soma. His research interests include BIST applications for jitter measurement in mixed-signal and RF systems. Mani Soma is a professor of electrical engineering at University of Washington. He heads the Design, Test and Reliability Research Laboratory at UW and is also currently serving as acting dean of the College of Engineering at UW. 107
9 108
Jitter Decomposition in Ring Oscillators
Jitter Decomposition in Ring Oscillators Qingqi Dou Jacob A. Abraham Computer Engineering Research Center Computer Engineering Research Center The University of Texas at Austin The University of Texas
More informationStudy on Measurement Method of Clock Jitter
, pp.67-74 http://dx.doi.org/0.4257/astl.204.76.7 Study on Measurement Method of Clock Jitter Feijiang Huang 2, Binxia Du 2, Yong Cao 2, Gun Li 2 Department of Electronic Information and Electrical Engineering,
More informationStatistical and System Transfer Function Based Method For Jitter and Noise Estimation In Communication Design and Test
Statistical and System Transfer Function Based Method For Jitter and Noise Estimation In Communication Design and Test Mike Li and Jan Wilstrup Wavecrest Purposes Illustrate the shortfalls of simple parametric
More informationReducing Delay Uncertainty in Deeply Scaled Integrated Circuits Using Interdependent Timing Constraints
Reducing Delay Uncertainty in Deeply Scaled Integrated Circuits Using Interdependent Timing Constraints Emre Salman and Eby G. Friedman Department of Electrical and Computer Engineering University of Rochester
More informationOn Modern and Historical Short-Term Frequency Stability Metrics for Frequency Sources
On Modern and Historical Short-Term Frequency Stability Metrics for Frequency Sources Michael S. McCorquodale, Ph.D. Founder and CTO, Mobius Microsystems, Inc. EFTF-IFCS, Besançon, France Session BL-D:
More informationUnderstanding Data Sheet Jitter Specifications for Cypress Timing Products
for Cypress Timing Products Introduction This note describes how Cypress Semiconductor defines jitter for clock product specifications. There are several motivations for this. First, there is no accepted
More informationECE 546 Lecture 23 Jitter Basics
ECE 546 Lecture 23 Jitter Basics Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Probe Further D. Derickson and M.
More informationACCUMULATED JITTER MEASUREMENT OF STANDARD CLOCK OSCILLATORS
METROLOGY AND MEASUREMENT SYSTEMS Index 330930, ISSN 0860-89 www.metrology.pg.gda.pl ACCUMULATED JITTER MEASUREMENT OF STANDARD CLOCK OSCILLATORS Marek Zieliński, Marcin Kowalski, Robert Frankowski, Dariusz
More informationSTATISTICAL FAULT SIMULATION.
STATISTICAL FAULT SIMULATION. JINS DAVIS ALEXANDER, GRADUATE STUDENT, AUBURN UNIVERSITY. ABSTRACT: Fault simulation is used for the development or evaluation of manufacturing tests. However with the increase
More informationAn On-Chip All-Digital Measurement Circuit to Characterize Phase-Locked Loop Response in 45-nm SOI
An On-Chip All-Digital Measurement Circuit to Characterize Phase-Locked Loop Response in 45-nm SOI Dennis Fischette, Richard DeSantis, John H. Lee 1 AMD, Sunnyvale, California, USA 1 MIT, Cambridge, Massachusetts,
More informationEE290C Spring Motivation. Lecture 6: Link Performance Analysis. Elad Alon Dept. of EECS. Does eqn. above predict everything? EE290C Lecture 5 2
EE29C Spring 2 Lecture 6: Link Performance Analysis Elad Alon Dept. of EECS Motivation V in, ampl Voff BER = 2 erfc 2σ noise Does eqn. above predict everything? EE29C Lecture 5 2 Traditional Approach Borrowed
More informationAccurate Estimating Simultaneous Switching Noises by Using Application Specific Device Modeling
Accurate Estimating Simultaneous Switching Noises by Using Application Specific Device Modeling Li Ding and Pinaki Mazumder Department of Electrical Engineering and Computer Science The University of Michigan,
More informationTHE clock driving a digital-to-analog converter (DAC)
IEEE TRANSACTIONS ON CIRCUITS AND SYSTES II: EXPRESS BRIEFS, VOL. 57, NO. 1, JANUARY 2010 1 The Effects of Flying-Adder Clocks on Digital-to-Analog Converters Ping Gui, Senior ember, IEEE, Zheng Gao, Student
More informationThe Accuracy of Jitter Measurements
The Accuracy of Jitter Measurements Jitter is a variation in a waveform s timing. The timing variation of the period, duty cycle, frequency, etc. can be measured and compared to an average of multiple
More informationMotivation for CDR: Deserializer (1)
Motivation for CDR: Deserializer (1) Input data 1:2 DMUX 1:2 DMUX channel 1:2 DMUX Input clock 2 2 If input data were accompanied by a well-synchronized clock, deserialization could be done directly. EECS
More informationExperimental Verification of a Timing Measurement Circuit With Self-Calibration
19 th IEEE IMS3TW, Porto Alegre, Brazil Sept. 17, 2014 Experimental Verification of a Timing Measurement Circuit With Self-Calibration Kateshi Chujyo, Daiki Hirabayashi, Kentaroh Katoh Conbing Li, Yutaroh
More informationDesigning Sequential Logic Circuits
igital Integrated Circuits (83-313) Lecture 5: esigning Sequential Logic Circuits Semester B, 2016-17 Lecturer: r. Adam Teman TAs: Itamar Levi, Robert Giterman 26 April 2017 isclaimer: This course was
More informationScheduling of Frame-based Embedded Systems with Rechargeable Batteries
Scheduling of Frame-based Embedded Systems with Rechargeable Batteries André Allavena Computer Science Department Cornell University Ithaca, NY 14853 andre@cs.cornell.edu Daniel Mossé Department of Computer
More informationMethodology to Achieve Higher Tolerance to Delay Variations in Synchronous Circuits
Methodology to Achieve Higher Tolerance to Delay Variations in Synchronous Circuits Emre Salman and Eby G. Friedman Department of Electrical and Computer Engineering University of Rochester Rochester,
More informationApproximation Approach for Timing Jitter Characterization in Circuit Simulators
Approximation Approach for iming Jitter Characterization in Circuit Simulators MM.Gourary,S.G.Rusakov,S.L.Ulyanov,M.M.Zharov IPPM, Russian Academy of Sciences, Moscow, Russia K.K. Gullapalli, B. J. Mulvaney
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 23: April 17, 2018 I/O Circuits, Inductive Noise, CLK Generation Lecture Outline! Packaging! Variation and Testing! I/O Circuits! Inductive
More informationTechnology Mapping for Reliability Enhancement in Logic Synthesis
Technology Mapping for Reliability Enhancement in Logic Synthesis Zhaojun Wo and Israel Koren Department of Electrical and Computer Engineering University of Massachusetts,Amherst,MA 01003 E-mail: {zwo,koren}@ecs.umass.edu
More informationA Novel Low Power 1-bit Full Adder with CMOS Transmission-gate Architecture for Portable Applications
A Novel Low Power 1-bit Full Adder with CMOS Transmission-gate Architecture for Portable Applications M. C. Parameshwara 1,K.S.Shashidhara 2 and H. C. Srinivasaiah 3 1 Department of Electronics and Communication
More informationItanium TM Processor Clock Design
Itanium TM Processor Design Utpal Desai 1, Simon Tam, Robert Kim, Ji Zhang, Stefan Rusu Intel Corporation, M/S SC12-502, 2200 Mission College Blvd, Santa Clara, CA 95052 ABSTRACT The Itanium processor
More informationAn Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor. ΔΣ Modulator. Electronic Design Automation Laboratory
Electronic Design Automation Laboratory National Central University Department of Electrical Engineering, Taiwan ( R.O.C) An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 19: Timing Analysis
EE115C Winter 2017 Digital Electronic Circuits Lecture 19: Timing Analysis Outline Timing parameters Clock nonidealities (skew and jitter) Impact of Clk skew on timing Impact of Clk jitter on timing Flip-flop-
More informationCase Studies of Logical Computation on Stochastic Bit Streams
Case Studies of Logical Computation on Stochastic Bit Streams Peng Li 1, Weikang Qian 2, David J. Lilja 1, Kia Bazargan 1, and Marc D. Riedel 1 1 Electrical and Computer Engineering, University of Minnesota,
More informationM.S. Project Report. Efficient Failure Rate Prediction for SRAM Cells via Gibbs Sampling. Yamei Feng 12/15/2011
.S. Project Report Efficient Failure Rate Prediction for SRA Cells via Gibbs Sampling Yamei Feng /5/ Committee embers: Prof. Xin Li Prof. Ken ai Table of Contents CHAPTER INTRODUCTION...3 CHAPTER BACKGROUND...5
More informationCombinational Logic Design
PEN 35 - igital System esign ombinational Logic esign hapter 3 Logic and omputer esign Fundamentals, 4 rd Ed., Mano 2008 Pearson Prentice Hall esign oncepts and utomation top-down design proceeds from
More informationSuccessive approximation time-to-digital converter based on vernier charging method
LETTER Successive approximation time-to-digital converter based on vernier charging method Xin-Gang Wang 1, 2, Hai-Gang Yang 1a), Fei Wang 1, and Hui-He 2 1 Institute of Electronics, Chinese Academy of
More informationLecture 9: Clocking, Clock Skew, Clock Jitter, Clock Distribution and some FM
Lecture 9: Clocking, Clock Skew, Clock Jitter, Clock Distribution and some FM Mark McDermott Electrical and Computer Engineering The University of Texas at Austin 9/27/18 VLSI-1 Class Notes Why Clocking?
More informationCharge Pump. Loop Filter. VCO Divider
FEATURES PIN CONFIGURATION Low phase noise XO Input from crystal or clock at 10-27MHz. Integrated crystal load capacitor: no external load capacitor required. Output clocks up to 160MHz. Low phase noise
More informationHIGH-PERFORMANCE circuits consume a considerable
1166 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL 17, NO 11, NOVEMBER 1998 A Matrix Synthesis Approach to Thermal Placement Chris C N Chu D F Wong Abstract In this
More informationDictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults
Dictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults Chidambaram Alagappan and Vishwani D. Agrawal Department of Electrical and Computer Engineering Auburn University, Auburn, AL 36849,
More informationPARADE: PARAmetric Delay Evaluation Under Process Variation *
PARADE: PARAmetric Delay Evaluation Under Process Variation * Xiang Lu, Zhuo Li, Wangqi Qiu, D. M. H. Walker, Weiping Shi Dept. of Electrical Engineering Dept. of Computer Science Texas A&M University
More informationHARDWARE IMPLEMENTATION OF FIR/IIR DIGITAL FILTERS USING INTEGRAL STOCHASTIC COMPUTATION. Arash Ardakani, François Leduc-Primeau and Warren J.
HARWARE IMPLEMENTATION OF FIR/IIR IGITAL FILTERS USING INTEGRAL STOCHASTIC COMPUTATION Arash Ardakani, François Leduc-Primeau and Warren J. Gross epartment of Electrical and Computer Engineering McGill
More informationI. INTRODUCTION. CMOS Technology: An Introduction to QCA Technology As an. T. Srinivasa Padmaja, C. M. Sri Priya
International Journal of Scientific Research in Computer Science, Engineering and Information Technology 2018 IJSRCSEIT Volume 3 Issue 5 ISSN : 2456-3307 Design and Implementation of Carry Look Ahead Adder
More informationAdvanced Testing. EE5375 ADD II Prof. MacDonald
Advanced Testing EE5375 ADD II Prof. MacDonald Functional Testing l Original testing method l Run chip from reset l Tester emulates the outside world l Chip runs functionally with internally generated
More informationPhysical Design of Digital Integrated Circuits (EN0291 S40) Sherief Reda Division of Engineering, Brown University Fall 2006
Physical Design of Digital Integrated Circuits (EN0291 S40) Sherief Reda Division of Engineering, Brown University Fall 2006 1 Lecture 04: Timing Analysis Static timing analysis STA for sequential circuits
More informationDigital System Clocking: High-Performance and Low-Power Aspects. Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M.
Digital System Clocking: High-Performance and Low-Power Aspects Vojin G. Oklobdzija, Vladimir M. Stojanovic, Dejan M. Markovic, Nikola M. Nedovic Wiley-Interscience and IEEE Press, January 2003 Nov. 14,
More informationParameter Derivation of Type-2 Discrete-Time Phase-Locked Loops Containing Feedback Delays
Parameter Derivation of Type- Discrete-Time Phase-Locked Loops Containing Feedback Delays Joey Wilson, Andrew Nelson, and Behrouz Farhang-Boroujeny joey.wilson@utah.edu, nelson@math.utah.edu, farhang@ece.utah.edu
More informationTest Pattern Generator for Built-in Self-Test using Spectral Methods
Test Pattern Generator for Built-in Self-Test using Spectral Methods Alok S. Doshi and Anand S. Mudlapur Auburn University 2 Dept. of Electrical and Computer Engineering, Auburn, AL, USA doshias,anand@auburn.edu
More informationDesignCon 2008 EDA365. Modeling a Phase Interpolator as a Delta-Sigma Converter. Andy Martwick
DesignCon 28 Modeling a Phase Interpolator as a Delta-Sigma Converter Andy Martwick andy.martwick@intel.com Abstract This paper provides a model and analysis of the frequency response and key characteristics
More informationFast Fir Algorithm Based Area- Efficient Parallel Fir Digital Filter Structures
Fast Fir Algorithm Based Area- Efficient Parallel Fir Digital Filter Structures Ms. P.THENMOZHI 1, Ms. C.THAMILARASI 2 and Mr. V.VENGATESHWARAN 3 Assistant Professor, Dept. of ECE, J.K.K.College of Technology,
More informationDevelopment of a Pulse Shape Discrimination IC
Development of a Pulse Shape Discrimination IC Michael Hall Southern Illinois University Edwardsville VLSI Design Research Laboratory October 20, 2006 Design Team Southern Illinois University Edwardsville:
More informationPARADE: PARAmetric Delay Evaluation Under Process Variation * (Revised Version)
PARADE: PARAmetric Delay Evaluation Under Process Variation * (Revised Version) Xiang Lu, Zhuo Li, Wangqi Qiu, D. M. H. Walker, Weiping Shi Dept. of Electrical Engineering Dept. of Computer Science Texas
More informationSensitivity of hybrid filter banks A/D converters to analog realization errors and finite word length
Sensitivity of hybrid filter banks A/D converters to analog realization errors and finite word length Tudor Petrescu, Jacques Oksman To cite this version: Tudor Petrescu, Jacques Oksman. Sensitivity of
More informationHeap Charge Pump Optimisation by a Tapered Architecture
R. Arona, E. Bonizzoni, F. Maloberti, G. Torelli: "Heap Charge Pump Optimisation by a Tapered Architecture"; Proc. of the IEEE International Symposium on Circuits and Systems, ISCAS 2005, Kobe, 23-26 May,
More informationECE 598 JS Lecture 17 Jitter
ECE 598 JS Lecture 17 Jitter Spring 2009 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 Jitter Definition Jitter is difference in time of when something
More informationFAST FIR ALGORITHM BASED AREA-EFFICIENT PARALLEL FIR DIGITAL FILTER STRUCTURES
FAST FIR ALGORITHM BASED AREA-EFFICIENT PARALLEL FIR DIGITAL FILTER STRUCTURES R.P.MEENAAKSHI SUNDHARI 1, Dr.R.ANITA 2 1 Department of ECE, Sasurie College of Engineering, Vijayamangalam, Tamilnadu, India.
More informationStandard & Canonical Forms
1 COE 202- Digital Logic Standard & Canonical Forms Dr. Abdulaziz Y. Barnawi COE Department KFUPM 2 Outline Minterms and Maxterms From truth table to Boolean expression Sum of minterms Product of Maxterms
More informationECE321 Electronics I
ECE321 Electronics I Lecture 1: Introduction to Digital Electronics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: payman@ece.unm.edu Slide: 1 Textbook
More informationThe PUMA method applied to the measures carried out by using a PC-based measurement instrument. Ciro Spataro
The PUMA applied to the measures carried out by using a PC-based measurement instrument Ciro Spataro 1 DIEET - University of Palermo, ITALY, ciro.spataro@unipa.it Abstract- The paper deals with the uncertainty
More informationA New Approach for Computation of Timing Jitter in Phase Locked Loops
A New Approach for Computation of Timing Jitter in Phase ocked oops M M. Gourary (1), S. G. Rusakov (1), S.. Ulyanov (1), M.M. Zharov (1),.. Gullapalli (2), and B. J. Mulvaney (2) (1) IPPM, Russian Academy
More informationXarxes de distribució del senyal de. interferència electromagnètica, consum, soroll de conmutació.
Xarxes de distribució del senyal de rellotge. Clock skew, jitter, interferència electromagnètica, consum, soroll de conmutació. (transparències generades a partir de la presentació de Jan M. Rabaey, Anantha
More informationApplication Note AN37. Noise Histogram Analysis. by John Lis
AN37 Application Note Noise Histogram Analysis by John Lis NOISELESS, IDEAL CONVERTER OFFSET ERROR σ RMS NOISE HISTOGRAM OF SAMPLES PROBABILITY DISTRIBUTION FUNCTION X PEAK-TO-PEAK NOISE Crystal Semiconductor
More informationData Converter Fundamentals
Data Converter Fundamentals David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 33 Introduction Two main types of converters Nyquist-Rate Converters Generate output
More informationSafety Envelope for Load Tolerance and Its Application to Fatigue Reliability Design
Safety Envelope for Load Tolerance and Its Application to Fatigue Reliability Design Haoyu Wang * and Nam H. Kim University of Florida, Gainesville, FL 32611 Yoon-Jun Kim Caterpillar Inc., Peoria, IL 61656
More informationTest Generation for Designs with On-Chip Clock Generators
Test Generation for Designs with On-Chip Clock Generators Xijiang Lin Mark Kassab Mentor Graphics Corp. 8005 SW Boeckman Rd. Wilsonville, OR 97068 {xijiang_lin, mark_kassab}@mentor.com Abstract High performance
More informationMeasuring Deterministic Jitter with a K28.5 Pattern and an Oscilloscope
Application Note: HFAN-4.5.0 Rev1; 04/08 Measuring Deterministic Jitter with a K28.5 Pattern and an Oscilloscope [A version of this application note has been published in the July, 2002 issue of Communications
More information4488 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 54, NO. 10, OCTOBER /$ IEEE
4488 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 54, NO. 10, OCTOBER 2008 List Decoding of Biorthogonal Codes the Hadamard Transform With Linear Complexity Ilya Dumer, Fellow, IEEE, Grigory Kabatiansky,
More informationClosed Form Expressions for Delay to Ramp Inputs for On-Chip VLSI RC Interconnect
ISSN -77 (Paper) ISSN -87 (Online) Vol.4, No.7, - National Conference on Emerging Trends in Electrical, Instrumentation & Communication Engineering Closed Form Expressions for Delay to Ramp Inputs for
More informationGMU, ECE 680 Physical VLSI Design 1
ECE680: Physical VLSI Design Chapter VII Timing Issues in Digital Circuits (chapter 10 in textbook) GMU, ECE 680 Physical VLSI Design 1 Synchronous Timing (Fig. 10 1) CLK In R Combinational 1 R Logic 2
More informationThe Linear-Feedback Shift Register
EECS 141 S02 Timing Project 2: A Random Number Generator R R R S 0 S 1 S 2 1 0 0 0 1 0 1 0 1 1 1 0 1 1 1 0 1 1 0 0 1 1 0 0 The Linear-Feedback Shift Register 1 Project Goal Design a 4-bit LFSR SPEED, SPEED,
More informationElectrical Characterization of 3D Through-Silicon-Vias
Electrical Characterization of 3D Through-Silicon-Vias F. Liu, X. u, K. A. Jenkins, E. A. Cartier, Y. Liu, P. Song, and S. J. Koester IBM T. J. Watson Research Center Yorktown Heights, NY 1598, USA Phone:
More informationStudy of Time Correlation Between Lightning Data Recorded by LLS and Relay Protection
2012 International Conference on Lightning Protection (ICLP), Vienna, Austria Study of Time Correlation Between Lightning Data Recorded by LLS and Relay Protection Ivo Uglešić, Viktor Milardić, Bojan Franc
More informationLecture #4: Potpourri
Lecture #4: Potpourri Paul Hartke Phartke@stanford.edu Stanford EE183 April 15, 2002 Tutorial/Verilog Questions? Tutorial is mostly done, right? Due tonight at Midnight (Mon 4/14/02) Turn in copies of
More informationEECS 427 Lecture 14: Timing Readings: EECS 427 F09 Lecture Reminders
EECS 427 Lecture 14: Timing Readings: 10.1-10.3 EECS 427 F09 Lecture 14 1 Reminders CA assignments Please submit CA6 by tomorrow noon CA7 is due in a week Seminar by Prof. Bora Nikolic SRAM variability
More informationAn Ultrafast Optical Digital Technology
An Ultrafast Optical Digital Technology Smart Light Stanford University EE380 Corporation 2.28.07 Overview Overview Background What and How methodology optical state machines Why smart speed power size
More informationA Robustness Optimization of SRAM Dynamic Stability by Sensitivity-based Reachability Analysis
ASP-DAC 2014 A Robustness Optimization of SRAM Dynamic Stability by Sensitivity-based Reachability Analysis Yang Song, Sai Manoj P. D. and Hao Yu School of Electrical and Electronic Engineering, Nanyang
More informationTiming Issues. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolić. January 2003
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolić Timing Issues January 2003 1 Synchronous Timing CLK In R Combinational 1 R Logic 2 C in C out Out 2
More informationMaximum Effective Distance of On-Chip Decoupling Capacitors in Power Distribution Grids
Maximum Effective Distance of On-Chip Decoupling Capacitors in Power Distribution Grids Mikhail Popovich Eby G. Friedman Dept. of Electrical and Computer Engineering University of Rochester Rochester,
More informationDesign for Manufacturability and Power Estimation. Physical issues verification (DSM)
Design for Manufacturability and Power Estimation Lecture 25 Alessandra Nardi Thanks to Prof. Jan Rabaey and Prof. K. Keutzer Physical issues verification (DSM) Interconnects Signal Integrity P/G integrity
More informationClock signal in digital circuit is responsible for synchronizing the transfer to the data between processing elements.
1 2 Introduction Clock signal in digital circuit is responsible for synchronizing the transfer to the data between processing elements. Defines the precise instants when the circuit is allowed to change
More informationTECHNICAL INFORMATION
TECHNICAL INFORMATION THE EFFECTS OF ESR AND ESL IN DIGITAL DECOUPLING APPLICATIONS by Jeffrey Cain, Ph.D. AVX Corporation Abstract: It is common place for digital integrated circuits to operate at switching
More informationStochastic Optimization with Inequality Constraints Using Simultaneous Perturbations and Penalty Functions
International Journal of Control Vol. 00, No. 00, January 2007, 1 10 Stochastic Optimization with Inequality Constraints Using Simultaneous Perturbations and Penalty Functions I-JENG WANG and JAMES C.
More informationChapter 2 Process Variability. Overview. 2.1 Sources and Types of Variations
Chapter 2 Process Variability Overview Parameter variability has always been an issue in integrated circuits. However, comparing with the size of devices, it is relatively increasing with technology evolution,
More informationISE/OR 762 Stochastic Simulation Techniques
ISE/OR 762 Stochastic Simulation Techniques Topic 0: Introduction to Discrete Event Simulation Yunan Liu Department of Industrial and Systems Engineering NC State University January 9, 2018 Yunan Liu (NC
More informationRandom Processes. DS GA 1002 Probability and Statistics for Data Science.
Random Processes DS GA 1002 Probability and Statistics for Data Science http://www.cims.nyu.edu/~cfgranda/pages/dsga1002_fall17 Carlos Fernandez-Granda Aim Modeling quantities that evolve in time (or space)
More informationStatic Electromigration Analysis for On-Chip Signal Interconnects
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 1, JANUARY 2003 39 Static Electromigration Analysis for On-Chip Signal Interconnects David T. Blaauw, Member,
More informationLecture 16: Circuit Pitfalls
Introduction to CMOS VLSI Design Lecture 16: Circuit Pitfalls David Harris Harvey Mudd College Spring 2004 Outline Pitfalls Detective puzzle Given circuit and symptom, diagnose cause and recommend solution
More informationComputing Clock Skew Schedules Under Normal Process Variation
Computing Clock Skew Schedules Under Normal Process Variation Aaron P. Hurst and Robert K. Brayton Dept. of Electrical Engineering and Computer Sciences University of California, Berkeley Berkeley, CA
More informationDATA receivers for digital transmission and storage systems
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 10, OCTOBER 2005 621 Effect of Loop Delay on Phase Margin of First-Order Second-Order Control Loops Jan W. M. Bergmans, Senior
More informationAnalysis of flip flop design using nanoelectronic single electron transistor
Int. J. Nanoelectronics and Materials 10 (2017) 21-28 Analysis of flip flop design using nanoelectronic single electron transistor S.Rajasekaran*, G.Sundari Faculty of Electronics Engineering, Sathyabama
More informationMIL-STD-750 NOTICE 5 METHOD
MIL-STD-750 *STEADY-STATE THERMAL IMPEDANCE AND TRANSIENT THERMAL IMPEDANCE TESTING OF TRANSISTORS (DELTA BASE EMITTER VOLTAGE METHOD) * 1. Purpose. The purpose of this test is to determine the thermal
More informationPLA Minimization for Low Power VLSI Designs
PLA Minimization for Low Power VLSI Designs Sasan Iman, Massoud Pedram Department of Electrical Engineering - Systems University of Southern California Chi-ying Tsui Department of Electrical and Electronics
More informationDetermining Appropriate Precisions for Signals in Fixed-Point IIR Filters
38.3 Determining Appropriate Precisions for Signals in Fixed-Point IIR Filters Joan Carletta Akron, OH 4435-3904 + 330 97-5993 Robert Veillette Akron, OH 4435-3904 + 330 97-5403 Frederick Krach Akron,
More informationEE 505 Lecture 8. Clock Jitter Statistical Circuit Modeling
EE 505 Lecture 8 Clock Jitter Statistical Circuit Modeling Spectral Characterization of Data Converters Distortion Analysis Time Quantization Effects of DACs of ADCs Amplitude Quantization Effects of DACs
More informationECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2
Question 1 Question 20 carry one mark each. 1. The order of the differential equation + + = is (A) 1 (B) 2 (C) 3 (D) 4 2. The Fourier series of a real periodic function has only P. Cosine terms if it is
More informationAnalysis of MOS Cross-Coupled LC-Tank Oscillators using Short-Channel Device Equations
Analysis of MOS Cross-Coupled C-Tank Oscillators using Short-Channel Device Equations Makram M. Mansour Mohammad M. Mansour Amit Mehrotra Berkeley Design Automation American University of Beirut University
More informationIndependent Component Analysis for Redundant Sensor Validation
Independent Component Analysis for Redundant Sensor Validation Jun Ding, J. Wesley Hines, Brandon Rasmussen The University of Tennessee Nuclear Engineering Department Knoxville, TN 37996-2300 E-mail: hines2@utk.edu
More informationA NEW FRACTIONAL FREQUENCY SYNTHESIZER ARCHITECTURE WITH STABILITY AND ROBUSTNESS ANALYSIS
A NEW FRACTIONAL FREQUENCY SYNTHESIZER ARCHITECTURE WITH STABILITY AND ROBUSTNESS ANALYSIS M. Houdebine, S. Dedieu M. Alamir O. Sename ST Microelectronics Crolles central R&D, 850 rue Jean Monnet, 38926
More informationPMD Characterization of Installed Fiber: Final Report
The University of Kansas Technical Report PMD Characterization of Installed Fiber: Final Report Pradeep Kondamuri and Chris Allen ITTC-FY2004-TR-33750-01 June 2004 Project Sponsor: Sprint Copyright 2004:
More informationArchitecture-level Thermal Behavioral Models For Quad-Core Microprocessors
Architecture-level Thermal Behavioral Models For Quad-Core Microprocessors Duo Li Dept. of Electrical Engineering University of California Riverside, CA 951 dli@ee.ucr.edu Sheldon X.-D. Tan Dept. of Electrical
More informationTHERMAL IMPEDANCE (RESPONSE) TESTING OF DIODES
METHOD 3101.3 THERMAL IMPEDANCE (RESPONSE) TESTING OF DIODES 1. Purpose. The purpose of this test is to determine the thermal performance of diode devices. This can be done in two ways, steady-state thermal
More informationEE241 - Spring 2006 Advanced Digital Integrated Circuits
EE241 - Spring 2006 Advanced Digital Integrated Circuits Lecture 20: Asynchronous & Synchronization Self-timed and Asynchronous Design Functions of clock in synchronous design 1) Acts as completion signal
More informationHyperspherical Clustering and Sampling for Rare Event Analysis with Multiple Failure Region Coverage
Hyperspherical Clustering and Sampling for Rare Event Analysis with Multiple Failure Region Coverage Wei Wu 1, Srinivas Bodapati 2, Lei He 1,3 1 Electrical Engineering Department, UCLA 2 Intel Corporation
More informationCMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 17: Dynamic Sequential Circuits And Timing Issues
CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 17: Dynamic Sequential Circuits And Timing Issues [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan,
More informationon a Stochastic Current Waveform Urbana, Illinois Dallas, Texas Abstract
Electromigration Median Time-to-Failure based on a Stochastic Current Waveform by Farid Najm y, Ibrahim Hajj y, and Ping Yang z y Coordinated Science Laboratory z VLSI Design Laboratory University of Illinois
More informationShort Papers. Efficient In-Package Decoupling Capacitor Optimization for I/O Power Integrity
734 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 4, APRIL 2007 Short Papers Efficient In-Package Decoupling Capacitor Optimization for I/O Power Integrity
More information