Circuit-Level Verification of Practical Circuits
|
|
- Elfreda Chapman
- 5 years ago
- Views:
Transcription
1 Circuit-Level Verification of Practical Circuits Chao Yan, Mark Greenstreet The University of British Columbia fwd + x fwd + x fwd x fwd x FAC 5 th July, 2 Circuit-Level Verification of Practical Circuits p./
2 Circuit Verification Circuit-Level Bugs Aount for large percent of critical bugs Sandy bridge chipset Rambus ring oscillator Formal Methods Simulations: incomplete coverage Reachability analysis Theorem proving FAC 5 th July, 2 Circuit-Level Verification of Practical Circuits p.2/
3 Reachability Analysis Verification as Reachability Phase-space view of circuit behavior input output voltage output time x input Verification Flow Model circuits as ODEs Formally specify properties Reachability computation Verify properties based on reachable regions. FAC 5 th July, 2 Circuit-Level Verification of Practical Circuits p.3/
4 Real Applications? Related Tools & Verified Circuits LEMA, D/DT, SpaceEx, CheckMate, AMT, Phaver,... Voltage controlled oscillator, Low-pass filter, Tunnel diode oscillator,... Challenges Reachability computation is expensive small circuits (2-3 variables) Difficult to solve nonlinear dynamics simple dynamic (linear or quasi-linear) Specification? does not satisfy verification need of designers Two examples from Industry Full-buffer circuit from ST Microelectronics Differential ring oscillator from Rambus Inc. FAC 5 th July, 2 Circuit-Level Verification of Practical Circuits p.4/
5 Our Approach Requirements High dimensional: > 5-dim Non-convex reachable regions Complex dynamics Efficient Reachability Analysis Tool: COHO Modeling a circuit by ODEs automatically Representing and manipulating high dimensional space: projectagon Solving dynamic systems: linear differential inclusions. Avoid expensive computations as possible: reachability computation is still expensive Combine with other methods: reachability analysis can not verify all circuit properties FAC 5 th July, 2 Circuit-Level Verification of Practical Circuits p.5/
6 Full-Buffer Circuit From ST Microelectronics Quasi-delay insensitive circuit, dual-rail encoded Four-phase handshake protocol Does It Work for Low Power Design? Delay insensitive does not mean slope insensitive [ASYNC 2]. Capacitances of internal nodes matter. Sufficient condition to ensure the handshake protocol. FAC 5 th July, 2 Circuit-Level Verification of Practical Circuits p.6/
7 Verification of Full-buffer Circuit Decomposition Partition the circuit to C-elements, NORs, and inverters. Compute reachable regions of C-element circuits. Parallel computation using assume-guarantee strategy. Brockett annulus based verification Apply the same Brockett s annulus to specify inputs of C-elements, NORs, and inverters. Verify outputs of C-elements, NORs and inverters satisfy the same Brockett s annulus. All internal signals oscillate properly. x.5.5 do/dt V o FAC 5 th July, 2 Circuit-Level Verification of Practical Circuits p.7/ V
8 Rambus Ring Oscillator fwd + x fwd + x fwd x fwd x Circuit Even-stage differential oscillator Forward inverters (fwd), cross-couple inverters (). Generates multiple, evenly spaced, differential phases. Will it start-up reliably? Failures have been observed for real chips Small Signal Analysis [GLSVLSI8] Sufficient condition? FAC 5 th July, 2 Circuit-Level Verification of Practical Circuits p.8/
9 Verification of Rambus Ring Oscillator u u4 Σ uu3 Σ Differential Operation Let u i u Σ i = x+ i x i, differential component 2 = x+ i +x i, common mode component 2 Partition u space into small boxes Determine flows between boxes FAC 5 th July, 2 Circuit-Level Verification of Practical Circuits p.9/
10 Verification of Rambus Ring Oscillator.5 u u Differential Operation Divergence from Metastability Metastability: any oscillator must fail on a set of measure zero. Show the failure set is negligible by dynamical system theory. FAC 5 th July, 2 Circuit-Level Verification of Practical Circuits p.9/
11 Verification of Rambus Ring Oscillator.5 u u Differential Operation Divergence from Metastability Reachability Check Show that all remaining initial conditions lead to correct oscillation. 4D 2D by constructing 2-dim differential inclusions Only check trajectories starting from boundaries. FAC 5 th July, 2 Circuit-Level Verification of Practical Circuits p.9/
12 Verification of Rambus Ring Oscillator.5 u u Differential Operation Divergence from Metastability Reachability Check Results Free from DC lock-up (.625 r 2.25) Oscillate from all (almost) initial conditions when (.875 r 2). FAC 5 th July, 2 Circuit-Level Verification of Practical Circuits p.9/
13 Conclusion Formal methods are powerful enough to verify some practical circuits Full-buffer circuit: C-element based circuits Rambus ring oscillator: other oscillators Reachability analysis can not solve all problems Dynamical theory for metastability Reachability computations are still very expensive Use reachability analysis only necessary Reduce problem size: decomposition Abstraction: simplified models Parallel computation: assume-guarantee Future Work Specification Parameterized verification Point verification: not too many analog circuits! FAC 5 th July, 2 Circuit-Level Verification of Practical Circuits p./
Determining the Existence of DC Operating Points in Circuits
Determining the Existence of DC Operating Points in Circuits Mohamed Zaki Department of Computer Science, University of British Columbia Joint work with Ian Mitchell and Mark Greenstreet Nov 23 nd, 2009
More informationFormal Verification of an Arbiter
Formal Verification of an Arbiter Chao Yan Mark Greenstreet Jochen Eisinger Department of Computer Science, University of British Columbia {chaoyan,mrg,eisinger}@cs.ubc.ca We present the circuit-level
More informationError Analysis of a Synchronizer Analysis Algorithm
Error Analysis of a Synchronizer Analysis Algorithm Mark Greenstreet 1 Chen Greif 1 Suwen Yang 2 1 University of British Columbia 2 Oracle Frontiers of Analog Circuits Outline Metastability: synchronizers
More informationVerifying Global Convergence for a Digital Phase-Locked Loop
Verifying Global Convergence for a Digital Phase-Locked Loop Jijie Wei & Yan Peng & Mark Greenstreet & Grace Yu University of British Columbia Vancouver, Canada October 22, 2013 Wei & Peng & Greenstreet
More informationOscillator Verification with Probability One
Oscillator Verification with Probability One Chao Yan Intel Mark Greenstreet University of British Columbia Abstract This paper presents the formal verification of startup for a differential ring-oscillator
More informationVerifying Global Start-Up for a Möbius Ring-Oscillator
Formal Methods in System Design manuscript No. (will be inserted by the editor) Verifying Global Start-Up for a Möbius Ring-Oscillator Chao Yan Mark R. Greenstreet Suwen Yang June 13, 2013 Abstract This
More informationLecture 16: Circuit Pitfalls
Introduction to CMOS VLSI Design Lecture 16: Circuit Pitfalls David Harris Harvey Mudd College Spring 2004 Outline Pitfalls Detective puzzle Given circuit and symptom, diagnose cause and recommend solution
More informationTopic 4. The CMOS Inverter
Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Topic 4-1 Noise in Digital Integrated
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationEE241 - Spring 2006 Advanced Digital Integrated Circuits
EE241 - Spring 2006 Advanced Digital Integrated Circuits Lecture 20: Asynchronous & Synchronization Self-timed and Asynchronous Design Functions of clock in synchronous design 1) Acts as completion signal
More informationSynchronizers, Arbiters, GALS and Metastability
Synchronizers, Arbiters, GALS and Metastability David Kinniment University of Newcastle, UK Based on contributions from: Alex Bystrov, Keith Heron, Nikolaos Minas, Gordon Russell, Alex Yakovlev, and Jun
More informationAnalysis of a Boost Converter Circuit Using Linear Hybrid Automata
Analysis of a Boost Converter Circuit Using Linear Hybrid Automata Ulrich Kühne LSV ENS de Cachan, 94235 Cachan Cedex, France, kuehne@lsv.ens-cachan.fr 1 Introduction Boost converter circuits are an important
More informationAn Extended Metastability Simulation Method for Synchronizer Characterization
An Extended Metastability Simulation Method for Synchronizer Characterization Salomon Beer and Ran Ginosar Electrical Engineering Department, Technion Israel Institute of Technology, 382 Haifa, Israel
More informationAnalysis and synthesis: a complexity perspective
Analysis and synthesis: a complexity perspective Pablo A. Parrilo ETH ZürichZ control.ee.ethz.ch/~parrilo Outline System analysis/design Formal and informal methods SOS/SDP techniques and applications
More informationV N (8) V N (7) V N (6) GND (5)
4-Channel Low Capacitance Dual-Voltage ESD Protection Array Features Three Channels of Low Voltage ESD Protection One Channel of High Voltage ESD Protection Provides ESD Protection to IEC61000 4 2 Level
More informationNGTB40N60FLWG IGBT. 40 A, 600 V V CEsat = 1.85 V
NGTB4N6FLWG IGBT This Insulated Gate Bipolar Transistor (IGBT) features a robust and cost effective Trench construction, and provides superior performance in demanding switching applications, offering
More informationMM74C906 Hex Open Drain N-Channel Buffers
Hex Open Drain N-Channel Buffers General Description The MM74C906 buffer employs monolithic CMOS technology in achieving open drain outputs. The MM74C906 consists of six inverters driving six N-channel
More informationSynchronization and Arbitration in GALS
Electronic Notes in Theoretical Computer Science 245 (2009) 85 101 www.elsevier.com/locate/entcs Synchronization and Arbitration in GALS David Kinniment 1,2 School of EECE Newcastle University Newcastle
More informationMM74C922 MM74C Key Encoder 20-Key Encoder
MM74C922 MM74C923 16-Key Encoder 20-Key Encoder General Description The MM74C922 and MM74C923 CMOS key encoders provide all the necessary logic to fully encode an array of SPST switches. The keyboard scan
More informationNGTB30N120LWG IGBT. 30 A, 1200 V V CEsat = 1.75 V E off = 1.0 mj
NGTBNLWG IGBT This Insulated Gate Bipolar Transistor (IGBT) features a robust and cost effective Field Stop (FS) Trench construction, and provides superior performance in demanding switching applications.
More informationNGTB25N120LWG IGBT. 25 A, 1200 V V CEsat = 1.85 V E off = 0.8 mj
NGTBNLWG IGBT This Insulated Gate Bipolar Transistor (IGBT) features a robust and cost effective Field Stop (FS) Trench construction, and provides superior performance in demanding switching applications.
More informationCharge-storage related parameter calculation for Si and SiGe bipolar transistors from device simulation
Charge-storage related parameter calculation for Si and SiGe bipolar transistors from device simulation M. Schroter ),) and H. Tran ) ) ECE Dept., University of California San Diego, La Jolla, CA, USA
More informationMM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter
MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter General Description The MM74C00, MM74C02, and MM74C04 logic gates employ complementary MOS (CMOS) to achieve wide power
More informationSN74LS153D 74LS153 LOW POWER SCHOTTKY
74LS153 The LSTTL/MSI SN74LS153 is a very high speed Dual 4-Input Multiplexer with common select inputs and individual enable inputs for each section. It can select two bits of data from four sources.
More informationChapter 11. Inverter. DC AC, Switching. Layout. Sizing PASS GATES (CHPT 10) Other Inverters. Baker Ch. 11 The Inverter. Introduction to VLSI
Chapter 11 Inverter DC AC, Switching Ring Oscillator Dynamic Power Dissipation Layout LATCHUP Sizing PASS GATES (CHPT 10) Other Inverters Joseph A. Elias, Ph.D. Adjunct Professor, University of Kentucky;
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More informationCM1000DUC-34SA. Mega Power Dual IGBT 1000 Amperes/1700 Volts
CM1DUC-34SA Powerex, Inc., 173 Pavilion Lane, Youngwood, Pennsylvania 15697 (724) 925-7272 www.pwrx.com 1 Amperes/17 Volts A P D (8 PLACES) G U H H N S L K C2 C2E1 C1 W X J F BB G2 E2 E1 G1 Y C B Z E CC
More informationAVLSI. Analyzing Isochronic Forks with Potential Causality. Rajit Manohar 1 Yoram Moses 2. May 6, Cornell Tech, New York, NY 10011, USA
Analyzing Isochronic Forks with Potential Causality Rajit Manohar 1 Yoram Moses 2 1 Cornell Tech, New York, NY 10011, USA 2 Technion-Israel Institute of Technology, Haifa 32000, Israel May 6, 2015 Manohar/Moses
More informationA Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation
A Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation Congbing Li Haruo Kobayashi Gunma University Gunma University Kobayashi Lab Outline Research Objective & Background
More informationNLSV2T Bit Dual-Supply Inverting Level Translator
2-Bit Dual-Supply Inverting Level Translator The NLSV2T240 is a 2 bit configurable dual supply voltage level translator. The input A n and output B n ports are designed to track two different power supply
More informationTHE EFFECT OF REVERSAL ON CAPACITOR LIFE
GENERAL ATOMICS ENERGY PRODUCTS Engineering Bulletin 96-004 THE EFFECT OF REVERSAL ON CAPACITOR LIFE November 2003 2003 Sorrento Electronics, Inc. Capacitor Engineering Department General Atomics Energy
More informationMM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter
MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter General Description The MM74C00, MM74C02, and MM74C04 logic gates employ complementary MOS (CMOS) to achieve wide power
More informationChapter 10 Feedback. PART C: Stability and Compensation
1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits
More informationDynamic Combinational Circuits. Dynamic Logic
Dynamic Combinational Circuits Dynamic circuits Charge sharing, charge redistribution Domino logic np-cmos (zipper CMOS) Krish Chakrabarty 1 Dynamic Logic Dynamic gates use a clocked pmos pullup Two modes:
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 2 Quality Metrics of Digital Design guntzel@inf.ufsc.br
More informationMOSFET and CMOS Gate. Copy Right by Wentai Liu
MOSFET and CMOS Gate CMOS Inverter DC Analysis - Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max
More informationInducing Chaos in the p/n Junction
Inducing Chaos in the p/n Junction Renato Mariz de Moraes, Marshal Miller, Alex Glasser, Anand Banerjee, Ed Ott, Tom Antonsen, and Steven M. Anlage CSR, Department of Physics MURI Review 14 November, 2003
More informationNGTG50N60FLWG IGBT. 50 A, 600 V V CEsat = 1.65 V
NGTGN6FLWG IGBT This Insulated Gate Bipolar Transistor (IGBT) features a robust and cost effective Trench construction, and provides superior performance in demanding switching applications, offering both
More informationTiming Issues. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolić. January 2003
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolić Timing Issues January 2003 1 Synchronous Timing CLK In R Combinational 1 R Logic 2 C in C out Out 2
More informationGA08JT Normally OFF Silicon Carbide Super Junction Transistor. V DS = 1700 V I D = 8 A R DS(ON) = 250 mω
Normally OFF Silicon Carbide Super Junction Transistor Features 175 C maximum operating temperature Temperature independent switching performance Gate oxide free SiC switch Suitable for connecting an anti-parallel
More informationA Robustness Optimization of SRAM Dynamic Stability by Sensitivity-based Reachability Analysis
ASP-DAC 2014 A Robustness Optimization of SRAM Dynamic Stability by Sensitivity-based Reachability Analysis Yang Song, Sai Manoj P. D. and Hao Yu School of Electrical and Electronic Engineering, Nanyang
More informationGMU, ECE 680 Physical VLSI Design 1
ECE680: Physical VLSI Design Chapter VII Timing Issues in Digital Circuits (chapter 10 in textbook) GMU, ECE 680 Physical VLSI Design 1 Synchronous Timing (Fig. 10 1) CLK In R Combinational 1 R Logic 2
More informationD is the voltage difference = (V + - V - ).
1 Operational amplifier is one of the most common electronic building blocks used by engineers. It has two input terminals: V + and V -, and one output terminal Y. It provides a gain A, which is usually
More informationUsing LCSS Algorithm for Circuit Level Verification of Analog Designs. Technical Report
Using LCSS Algorithm for Circuit Level Verification of Analog Designs Rajeev Narayanan, Alaeddine Daghar, Mohamed Zaki, and Sofiène Tahar Department of Electrical and Computer Engineering, Concordia University,
More informationDirect Current (DC): In a DC circuit the current and voltage are constant as a function of time. Power (P): Rate of doing work P = dw/dt units = Watts
Lecture 1: Introduction Some Definitions: Current (I): Amount of electric charge (Q) moving past a point per unit time I dq/dt Coulombs/sec units Amps (1 Coulomb 6x10 18 electrons) oltage (): Work needed
More informationFGH40T120SQDNL4. IGBT - Ultra Field Stop. 40 A, 1200 V V CEsat = 1.7 V E off = 1.1 mj
FGHTSQDNL IGBT - Ultra Field Stop This Insulated Gate Bipolar Transistor (IGBT) features a robust and cost effective Ultra Field Stop Trench construction, and provides superior performance in demanding
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationNTE4501 Integrated Circuit CMOS, Dual 4 Input NAND Gate, 2 Input NOR/OR Gate, 8 Input AND/NAND Gate
NTE4501 Integrated Circuit CMOS, Dual 4 Input NAND Gate, 2 Input NOR/OR Gate, 8 Input AND/NAND Gate Description: The NTE4501 is a triple gate device in a 16 Lead DIP type package constructed with MOS P
More informationFeatures MIC4468 V S GND. Micrel, Inc Fortune Drive San Jose, CA USA tel + 1 (408) fax + 1 (408)
MIC// Quad.-Peak Low-Side MOSFET Driver Bipolar/CMOS/DMOS General Description The MIC// family of -output CMOS buffer/drivers is an expansion from the earlier single- and dual-output drivers, to which
More informationVerifying an Arbiter Circuit
Verifing an Arbiter Circuit Chao Yan and Mark R. Greenstreet Department of Computer Science Universit of British Columbia {chaoan, mrg}@cs.ubc.ca Abstract This paper presents the verification of an asnchronous
More information74AC153 74ACT153 Dual 4-Input Multiplexer
Dual 4-Input Multiplexer General Description The AC/ACT153 is a high-speed dual 4-input multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data
More informationVerification of analog and mixed-signal circuits using hybrid systems techniques
FMCAD, November 2004, Austin Verification of analog and mixed-signal circuits using hybrid systems techniques Thao Dang, Alexandre Donze, Oded Maler VERIMAG Grenoble, France Plan 1. Introduction 2. Verification
More informationNLSV22T244. Dual 2-Bit Dual-Supply Non-Inverting Level Translator
Dual 2-Bit Dual-Supply Non-Inverting Level Translator The NLSV22T244 is a dual 2 bit configurable dual supply bus buffer level translator. The input ports A and the output ports B are designed to track
More informationMM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer
September 1983 Revised February 1999 MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer General Description The MM74HC540 and MM74HC541 3-STATE buffers utilize advanced silicon-gate
More informationCHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS
CHAPTER 4 SIGNA GENERATORS AND WAEFORM SHAPING CIRCUITS Chapter Outline 4. Basic Principles of Sinusoidal Oscillators 4. Op Amp RC Oscillators 4.3 C and Crystal Oscillators 4.4 Bistable Multivibrators
More informationRF Upset and Chaos in Circuits: Basic Investigations. Steven M. Anlage, Vassili Demergis, Ed Ott, Tom Antonsen
RF Upset and Chaos in Circuits: Basic Investigations Steven M. Anlage, Vassili Demergis, Ed Ott, Tom Antonsen AFOSR Presentation Research funded by the AFOSR-MURI and DURIP programs OVERVIEW HPM Effects
More informationNGTB40N120FL2WG. IGBT - Field Stop II. 40 A, 1200 V V CEsat = 2.0 V E off = 1.10 mj
NGTBNFLWG IGBT - Field Stop II This Insulated Gate Bipolar Transistor (IGBT) features a robust and cost effective Field Stop II Trench construction, and provides superior performance in demanding switching
More informationDM74LS138, DM74LS139 Decoders/Demultiplexers
DM74LS138, DM74LS139 Decoders/Demultiplexers General Description Connection Diagrams March 1998 These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing
More informationChapter 10 Sinusoidal Steady State Analysis Chapter Objectives:
Chapter 10 Sinusoidal Steady State Analysis Chapter Objectives: Apply previously learn circuit techniques to sinusoidal steady-state analysis. Learn how to apply nodal and mesh analysis in the frequency
More informationCMOS Transistors, Gates, and Wires
CMOS Transistors, Gates, and Wires Should the hardware abstraction layers make today s lecture irrelevant? pplication R P C W / R W C W / 6.375 Complex Digital Systems Christopher atten February 5, 006
More informationMM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer
February 1984 Revised February 1999 MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer General Description The MM74HCT540 and MM74HCT541 3-STATE buffers utilize advanced silicon-gate
More informationA Generalized Fault Coverage Model for Linear Time- Invariant Systems
A Generalized Fault Coverage Model for Linear Time- Invariant Systems The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation Dominguez-Garcia,
More informationMM82C19 16-Line to 1-Line Multiplexer
16-Line to 1-Line Multiplexer General Description The multiplex 16 digital lines to 1 output. A 4-bit address code determines the particular 1-of-16 inputs which is routed to the output. The data is inverted
More informationSN74LS151D LOW POWER SCHOTTKY
The TTL/MSI SN74LS5 is a high speed 8-input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS5 can be used as a universal function
More informationSchmitt-Trigger Inverter/ CMOS Logic Level Shifter
Schmitt-Trigger Inverter/ CMOS Logic Level Shifter with LSTTL Compatible Inputs The is a single gate CMOS Schmitt trigger inverter fabricated with silicon gate CMOS technology. It achieves high speed operation
More informationComputing Synchronizer Failure Probabilities
Submitted to DATE 07. Please do not distribute Computing Synchronizer Failure Probabilities Suwen Yang Mark Greenstreet Department of Computer Science, University of British Columbia Abstract System-on-Chip
More informationSN74LS157MEL. Quad 2 Input Multiplexer LOW POWER SCHOTTKY
Quad 2 Input Multiplexer The LSTTL/ MSI is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs
More informationMM74C14 Hex Schmitt Trigger
MM74C14 Hex Schmitt Trigger General Description The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The
More informationParameter Symbol Conditions Values Unit. V CC = 900 V, V CEM 1200 V V GE 15 V, Tv j 125 ºC
IGBT/SiC Diode Co-pack Features Optimal Punch Through (OPT) technology SiC freewheeling diode Positive temperature coefficient for easy paralleling Extremely fast switching speeds Temperature independent
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More informationPCB Project: Measuring Package Bond-Out Inductance via Ground Bounce
PCB Project: Measuring Package Bond-Out Inductance via Ground Bounce Kylan Roberson July 9, 014 Abstract In this experiment I looked into a way of measuring the ground bounce generated by capacitively
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationNTJD4105C. Small Signal MOSFET. 20 V / 8.0 V, Complementary, A / A, SC 88
NTJD5C Small Signal MOSFET V / 8. V, Complementary, +.63 A /.775 A, SC 88 Features Complementary N and P Channel Device Leading 8. V Trench for Low R DS(on) Performance ESD Protected Gate ESD Rating: Class
More information7.3 State Space Averaging!
7.3 State Space Averaging! A formal method for deriving the small-signal ac equations of a switching converter! Equivalent to the modeling method of the previous sections! Uses the state-space matrix description
More informationNyquist-Rate A/D Converters
IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling
More informationFrom Electrical Switched Networks to Hybrid Automata. Alessandro Cimatti 1, Sergio Mover 2, Mirko Sessa 1,3
1 2 3 From Electrical Switched Networks to Hybrid Automata Alessandro Cimatti 1, Sergio Mover 2, Mirko Sessa 1,3 Multidomain physical systems Multiple physical domains: electrical hydraulic mechanical
More informationNL27WZ14. Dual Schmitt Trigger Inverter
N7WZ Dual Schmitt Trigger Inverter The N7WZ is a high performance dual inverter with Schmitt Trigger inputs operating from a.5 to supply. Pin configuration and function are the same as the N7WZ0, but the
More informationAlgorithmic Verification of Stability of Hybrid Systems
Algorithmic Verification of Stability of Hybrid Systems Pavithra Prabhakar Kansas State University University of Kansas February 24, 2017 1 Cyber-Physical Systems (CPS) Systems in which software "cyber"
More informationS-882Z Series ULTRA-LOW VOLTAGE OPERATION CHARGE PUMP IC FOR STEP-UP DC-DC CONVERTER STARTUP. Rev.1.2_00. Features. Applications.
ULTRA-LOW VOLTAGE OPERATION CHARGE PUMP IC FOR STEP-UP DC-DC CONVERTER STARTUP The is a charge pump IC for step-up DC-DC converter startup, which differs from conventional charge pump ICs, in that it uses
More informationFault Tolerant Computing CS 530 Fault Modeling. Yashwant K. Malaiya Colorado State University
CS 530 Fault Modeling Yashwant K. Malaiya Colorado State University 1 Objectives The number of potential defects in a unit under test is extremely large. A fault-model presumes that most of the defects
More informationMM74C14 Hex Schmitt Trigger
MM74C14 Hex Schmitt Trigger General Description The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The
More information74AC138 74ACT138 1-of-8 Decoder/Demultiplexer
1-of-8 Decoder/Demultiplexer General Description The AC/ACT138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding. The
More informationCD4028BC BCD-to-Decimal Decoder
BCD-to-Decimal Decoder General Description The is a BCD-to-decimal or binary-to-octal decoder consisting of 4 inputs, decoding logic gates, and 10 output buffers. A BCD code applied to the 4 inputs, A,
More informationParasitic Capacitance E qoss Loss Mechanism, Calculation, and Measurement in Hard-Switching for GaN HEMTs
Parasitic Capacitance E qoss Loss Mechanism, Calculation, and Measurement in Hard-Switching for GaN HEMTs Ruoyu Hou, Juncheng Lu, and Di Chen GaN Systems Inc. 1 Agenda 1. Introduction 2. E qoss loss mechanism
More informationLecture 16: Circuit Pitfalls
Lecture 16: Circuit Pitfalls Outline Variation Noise Budgets Reliability Circuit Pitfalls 2 Variation Process Threshold Channel length Interconnect dimensions Environment Voltage Temperature Aging / Wearout
More informationMethod of Asynchronous Two-Level Logic Implementation
Method of Asynchronous Two-Level Logic Implementation Igor Lemberski, Member, IAENG Abstract - We proposed the method of two-level (AND-OR) implementation of minimized asynchronous logic functions. We
More informationECE 497 JS Lecture - 11 Modeling Devices for SI
ECE 497 JS Lecture 11 Modeling Devices for SI Spring 2004 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements Thursday Feb 26 th NO CLASS Tuesday
More informationSmall Signal Model. S. Sivasubramani EE101- Small Signal - Diode
Small Signal Model i v Small Signal Model i I D i d i D v d v D v V D Small Signal Model -Mathematical Analysis V D - DC value v d - ac signal v D - Total signal (DC ac signal) Diode current and voltage
More informationChapter 3. Steady-State Equivalent Circuit Modeling, Losses, and Efficiency
Chapter 3. Steady-State Equivalent Circuit Modeling, Losses, and Efficiency 3.1. The dc transformer model 3.2. Inclusion of inductor copper loss 3.3. Construction of equivalent circuit model 3.4. How to
More informationKINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK
KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK SUBJECT CODE: EC 1354 SUB.NAME : VLSI DESIGN YEAR / SEMESTER: III / VI UNIT I MOS TRANSISTOR THEORY AND
More informationCOMBINATIONAL LOGIC. Combinational Logic
COMINTIONL LOGIC Overview Static CMOS Conventional Static CMOS Logic Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic CMOS Logic Domino np-cmos Combinational vs. Sequential Logic In Logic
More informationAdvanced Testing. EE5375 ADD II Prof. MacDonald
Advanced Testing EE5375 ADD II Prof. MacDonald Functional Testing l Original testing method l Run chip from reset l Tester emulates the outside world l Chip runs functionally with internally generated
More information74FR244 Octal Buffer/Line Driver with 3-STATE Outputs
74FR244 Octal Buffer/Line Driver with 3-STATE Outputs General Description The 74FR244 is a non-inverting octal buffer and line driver designed to be employed as memory and address driver, clock driver
More informationCD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate
Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate General Description The CD4071BC and CD4081BC quad gates are monolithic complementary MOS (CMOS) integrated circuits constructed
More informationSingle Phase Fast Recovery Bridge (Power Modules), 61 A
VS-SA6BA60 Single Phase Fast Recovery Bridge (Power Modules), 6 A SOT-227 PRIMARY CHARACTERISTICS V RRM 600 V I O 6 A t rr 70 ns Type Modules - Bridge, Fast Package SOT-227 Circuit configuration Single
More informationTechnical. Application. Assembly. Availability. Pricing. Phone
62 Baker Road, Suite 8 Minnetonka, MN 55345 www.chtechnology.com Phone (952) 933-69 Fax (952) 933-6223 -8-274-4284 ank you for downloading this document from C&H Technology, Inc. Please contact the C&H
More informationPrinciples and Applications of Superconducting Quantum Interference Devices (SQUIDs)
Principles and Applications of Superconducting Quantum Interference Devices (SQUIDs) PHY 300 - Junior Phyics Laboratory Syed Ali Raza Roll no: 2012-10-0124 LUMS School of Science and Engineering Thursday,
More informationHigh Current Density Surface-Mount Trench MOS Barrier Schottky Rectifier
High Current Density Surface-Mount Trench MOS Barrier Schottky Rectifier Ultra Low V F = 0. V at I F = A FEATURES Trench MOS Schottky technology Available 8 Low forward voltage drop, low power losses High
More information54AC32 Quad 2-Input OR Gate
54AC32 Quad 2-Input OR Gate General Description The AC/ ACT32 contains four, 2-input OR gates. Features n I CC reduced by 50% on 54AC/74AC only Logic Symbol IEEE/IEC n Outputs source/sink 24 ma n ACT32
More informationFeatures. Y Wide supply voltage range 3V to 15V. Y Guaranteed noise margin 1V. Y High noise immunity 0 45 VCC (typ )
MM54C00 MM74C00 Quad 2-Input NAND Gate MM54C02 MM74C02 Quad 2-Input NOR Gate Hex Inverter MM54C10 MM74C10 Triple 3-Input NAND Gate MM54C20 MM74C20 Dual 4-Input NAND Gate General Description These logic
More information