NATIONAL CERTIFICATE (VOCATIONAL) ELECTRONIC CONTROL AND DIGITAL ELECTRONICS NQF LEVEL 3 NOVEMBER 2009

Size: px
Start display at page:

Download "NATIONAL CERTIFICATE (VOCATIONAL) ELECTRONIC CONTROL AND DIGITAL ELECTRONICS NQF LEVEL 3 NOVEMBER 2009"

Transcription

1 NTIONL ERTIFITE (VOTIONL) ELETRONI ONTROL ND DIGITL ELETRONIS NQF LEVEL 3 NOVEMER 2009 ( ) 27 November (X-Paper) 09:00 12:00 This question paper consists of 10 pages.

2 ( ) -2- N780(E)(N27)V TIME: 3 HOURS MRKS: 100 INSTRUTIONS ND INFORMTION nswer LL the questions. Read LL the questions carefully. Number the answers according to the numbering system used in this question paper. Write neatly and legibly.

3 ( ) -3- N780(E)(N27)V SETION QUESTION 1: USE OF MESURING INSTRUMENTS 1.1 n important function of an oscilloscope is to measure voltage. This instrument can measure both and D voltages. s a technician who is required to measure the voltage of an waveform: Describe the procedure required to make an voltage measurement using an oscilloscope with a front panel as given in FIGURE 1. (The voltage that needs to be measured has a peak-topeak value of 30 V as shown in FIGURE 1.) (7) Determine the waveform s period. (1) alculate the frequency of the waveform. Focus Vertical position Horizontal position Intensity 5.0 volts/div ms time/div 1ms 100µs On Off D GND Signal input 10ms Trigger level 10µs FIGURE 1 (2) [10]

4 ( ) -4- N780(E)(N27)V QUESTION 2: OMPONENTS, RETIFIERS, MPLIFIERS ND TUNED RL IRUITS 2.1 Use FIGURE 2 (circuit of an power control) below to answer the questions that follow. D F E FIGURE Identify the symbols indicated by D and F in FIGURE 2. (2) riefly explain the operation of the part indicated by the symbol labelled F What is the main function of the part indicated by the symbol labelled D in FIGURE 2 above? 2.2 Use FIGURE 3 to answer the questions that follow. (5) (1) 1 2 V P V S D 4 D D 3 D R L FIGURE riefly explain the function of the circuit in FIGURE 3. (3) Redraw the voltage waveform given in FIGURE 3 in the NSWER OOK and then draw the corresponding waveform you would expect across points 7 and 8: (a) Without the capacitor connected (1) (b) With the capacitor connected (1)

5 ( ) -5- N780(E)(N27)V The purpose of the capacitor is to smooth the output voltage. riefly explain how this is accomplished. (2) 2.3 FIGURE 4 shows the circuit of a single-stage transistor amplifier. V R OUT R IN V OUT V IN FIGURE Is this a common base, common emitter or common collector amplifier? (1) Explain how negative feedback is achieved in FIGURE 4. (4) 2.4 You are a newly qualified artisan employed by Eskom and given the following circuit diagram: R f R i - + V in V out nswer the following questions: FIGURE What kind of an operational amplifier does the circuit in FIGURE 5 represent? (2) Write the formula for closed loop gain () in terms of Vo and Vi. (1) alculate the value of Vo if = -20 and Vin = 50 V. (2)

6 ( ) -6- N780(E)(N27)V 2.5 FIGURE 6 is the characteristic (response) curve of a medium Q for a series resonant circuit. I Medium Q f r Medium R f FIGURE riefly explain how the Q-factor is determined in a series resonant circuit. (2) Redraw FIGURE 6 in the NSWER OOK and show in your drawing the response curves for a high Q and a low Q on the same axes to show how the value of the resistor affects the value of Q. (3) [30] TOTL SETION : 40 SETION : INRY RITHMETI ND OMPUTER ND HRDWRE QUESTION 3: INRY RITHMETI 3.1 onvert each of the following numbers into their INRY equivalents and then complete the calculations in the binary number system: , ,1 2 (convert the answer to octal) (4) ,52 8 x E, 16 (convert the answer to hexadecimal) (6) (convert the answer to octal) (6) 3.2 Use the 1s complement to perform 10101, (4) [20]

7 ( ) -7- N780(E)(N27)V QUESTION 4: OMPUTER ND HRDWRE 4.1 Identify the computer ports given in FIGURE 7 and state their functions. Port 1 FIGURE 7 Port 2 (4) 4.2 The customer brings a P to your workshop and indicates that the unit has no power and that the power light does not illuminate, the fan inside the power supply does not turn on and that the indicator light on the keyboard does not turn on. Write down THREE possible causes of these problems and explain how each problem can be diagnosed. (6) [10] TOTL SETION : 30 SETION QUESTION 5 (TRNSDUERS ND LDDER LOGI S USED IN PL) 5.1 Use the block diagram (FIGURE 8) below to answer the following questions What is the name of the transducer represented by FIGURE 8? (2) Explain the basic operating principle of this block diagram. Op- mp Pulse generator Pulse counter Display unit FIGURE 8 (6)

8 ( ) -8- N780(E)(N27)V 5.2 The following diagram (FIGURE 9) shows the ladder diagram of a PL. END FIGURE Identify the symbols labelled: (a) (b) (c) (1) (1) (1) How many rungs are there in FIGURE 9? (1) How many inputs are there in FIGURE 9? (1) omplete the table below by referring to FIGURE 9. INPUT INPUT INPUT OUTPUT D Off(0) Off(0) Off(0) Off(0) Off(0) Off(0) On(1) On(1) On(1) On(1) On(1) Off(1) (4) 5.3 FIGURE 9 represents the switching circuit of the ND logic function. Make use of ladder logic symbols to draw the equivalent ladder diagram that would represent this function. attery L FIGURE 9 (4)

9 ( ) -9- N780(E)(N27)V 5.4 Various options are provided as possible answers to the following questions. hoose the answer and write only the letter ( E) next to the question number ( ) in the NSWER OOK Which ONE of the statements below describes the functioning of the ladder diagram in FIGURE 10 below? Y END FIGURE 10 D E If Input is true then Output Y will not be energised. If Output Y is false then Input will be energised. If Input is false then Output Y will be energised. If Output Y is true then Input will be energised. If Input is true then Output Y will be energised. (2) Which ONE of the statements below describes the functioning of the ladder diagram in FIGURE 10 below? Y1 END FIGURE 10

10 ( ) -10- N780(E)(N27)V D E If Input is open ND Input is closed, then Output Y1 will be energised. If Input is open OR Input is open, then Output Y1 will be energised. If Input is closed OR Input is open, then Output Y1 will be energised. If Input is closed OR Input is open, then Output Y1 will not be energised. If Input is closed ND Input is open, then Output Y1 will not be energised. (3) Which ONE of the statements below describes the functioning of the ladder diagram on FIGURE 10 below? Y2 END FIGURE 10 D E If Input is open OR Input is open OR Input is open, then Output Y2 will be energised. If Input is open OR Input is open OR Input is open, then Output Y2 will not be energised. If Input is closed OR Input is closed OR Input is closed, then Output Y2 will be energised. If Input is closed OR Input is closed ND Input is closed, then Output Y2 will be energised. If Input is closed ND Input is open OR Input is open, then Output Y2 will be energised. (4) TOTL SETION : 30 GRND TOTL: 100

NATIONAL CERTIFICATE (VOCATIONAL) PHYSICAL SCIENCE (First Paper) NQF LEVEL 2 SUPPLEMENTARY EXAMINATION 2010

NATIONAL CERTIFICATE (VOCATIONAL) PHYSICAL SCIENCE (First Paper) NQF LEVEL 2 SUPPLEMENTARY EXAMINATION 2010 NTIONL CERTIFICTE (VOCTIONL) PHYSICL SCIENCE (First Paper) NQF LEVEL 2 SUPPLEMENTRY EXMINTION 2010 (10021002) 9 March (Y-Paper) 13:00 16:00 Suitable mathematical instruments may be used. Non-programmable

More information

NATIONAL CERTIFICATE (VOCATIONAL) PHYSICAL SCIENCE (First Paper) NQF LEVEL 3 NOVEMBER 2009

NATIONAL CERTIFICATE (VOCATIONAL) PHYSICAL SCIENCE (First Paper) NQF LEVEL 3 NOVEMBER 2009 NTIONL CERTIFICTE (VOCTIONL) PHYSICL SCIENCE (First Paper) NQF LEVEL 3 NOVEMBER 2009 (10021003) 29 October (X-Paper) 09:00 12:00 Non-programmable calculators may be used. Candidates may use drawing instruments.

More information

EE100Su08 Lecture #9 (July 16 th 2008)

EE100Su08 Lecture #9 (July 16 th 2008) EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart

More information

Industrial Technology: Electronic Technology Crosswalk to AZ Math Standards

Industrial Technology: Electronic Technology Crosswalk to AZ Math Standards Page 1 of 1 August 1998 1M-P1 Compare and contrast the real number system and its various subsystems with regard to their structural characteristics. PO 2 PO 3 2.0 Apply mathematics calculations. 2.1 Apply

More information

As light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR

As light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR LDR As light level increases, resistance decreases thermistor As temperature increases, resistance decreases capacitor Voltage across capacitor increases with time Potential divider basics: R 1 1. Both

More information

NATIONAL SENIOR CERTIFICATE GRADE 11

NATIONAL SENIOR CERTIFICATE GRADE 11 NTIONL SENIOR ERTIFITE GRE 11 PHYSIL SIENES: PHYSIS (P1) NOVEMER 017 MRKS: 150 TIME: 3 hours This question paper consists of 15 pages, data sheets and 1 answer sheet. Physical Sciences/P1 E/November 017

More information

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution) Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions

More information

NATIONAL CERTIFICATE (VOCATIONAL) NQF LEVEL 2 SUPPLEMENTARY EXAMINATION

NATIONAL CERTIFICATE (VOCATIONAL) NQF LEVEL 2 SUPPLEMENTARY EXAMINATION MARKING GUIDELINE NATIONAL CERTIFICATE (VOCATIONAL) NQF LEVEL 2 SUPPLEMENTARY EXAMINATION 2010 This marking guideline consists of 8 pages. MARKING GUIDELINE -2- NC770(E)(F19)V SECTION A QUESTION 1: COMPONENTS

More information

CHAPTER.4: Transistor at low frequencies

CHAPTER.4: Transistor at low frequencies CHAPTER.4: Transistor at low frequencies Introduction Amplification in the AC domain BJT transistor modeling The re Transistor Model The Hybrid equivalent Model Introduction There are three models commonly

More information

Vidyalankar S.E. Sem. III [EXTC] Digital Electronics Prelim Question Paper Solution ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD = B

Vidyalankar S.E. Sem. III [EXTC] Digital Electronics Prelim Question Paper Solution ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD = B . (a). (b). (c) S.E. Sem. III [EXTC] igital Electronics Prelim Question Paper Solution ABC ABC ABC ABC ABC ABC ABC ABC = B LHS = ABC ABC ABC ABC ABC ABC ABC ABC But ( ) = = ABC( ) ABC( ) ABC( ) ABC( )

More information

Summary Notes ALTERNATING CURRENT AND VOLTAGE

Summary Notes ALTERNATING CURRENT AND VOLTAGE HIGHER CIRCUIT THEORY Wheatstone Bridge Circuit Any method of measuring resistance using an ammeter or voltmeter necessarily involves some error unless the resistances of the meters themselves are taken

More information

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1 Electronic Systems C3 3/05/2009 Politecnico di Torino ICT school Lesson C3 ELECTONIC SYSTEMS C OPEATIONAL AMPLIFIES C.3 Op Amp circuits» Application examples» Analysis of amplifier circuits» Single and

More information

NATIONAL SENIOR CERTIFICATE GRADE 10

NATIONAL SENIOR CERTIFICATE GRADE 10 NTIONL SENIOR ERTIFITE GRE 10 PHYSIL SIENES: PHYSIS (P1) NOVEMER 015 MRKS: 150 TIME: hours This question paper consists of 17 pages and data sheets. Physical Sciences/P1 E/November 015 INSTRUTIONS N INFORMTION

More information

Synchronous Sequential Circuit

Synchronous Sequential Circuit Synchronous Sequential Circuit The change of internal state occurs in response to the synchronized clock pulses. Data are read during the clock pulse (e.g. rising-edge triggered) It is supposed to wait

More information

Examination paper for TFY4185 Measurement Technique/ Måleteknikk

Examination paper for TFY4185 Measurement Technique/ Måleteknikk Page 1 of 14 Department of Physics Examination paper for TFY4185 Measurement Technique/ Måleteknikk Academic contact during examination: Patrick Espy Phone: +47 41 38 65 78 Examination date: 15 August

More information

GRADE 12 SEPTEMBER 2015 PHYSICAL SCIENCES P1

GRADE 12 SEPTEMBER 2015 PHYSICAL SCIENCES P1 NTIONL SENIOR CERTIFICTE GRDE 12 SEPTEMER 2015 PHYSICL SCIENCES P1 MRKS: 150 TIME: 3 hours *PHSCE1* This question paper consist of 20, pages including 3 data sheets. (EC/SEPTEMER 2015) PHYSICL SCIENCES

More information

PAST EXAM PAPER & MEMO N3 ABOUT THE QUESTION PAPERS:

PAST EXAM PAPER & MEMO N3 ABOUT THE QUESTION PAPERS: EKURHULENI TECH COLLEGE. No. 3 Mogale Square, Krugersdorp. Website: www. ekurhulenitech.co.za Email: info@ekurhulenitech.co.za TEL: 011 040 7343 CELL: 073 770 3028/060 715 4529 PAST EXAM PAPER & MEMO N3

More information

of Digital Electronics

of Digital Electronics 26 Digital Electronics 729 Digital Electronics 26.1 Analog and Digital Signals 26.3 Binary Number System 26.5 Decimal to Binary Conversion 26.7 Octal Number System 26.9 Binary-Coded Decimal Code (BCD Code)

More information

Chapter 10 Instructor Notes

Chapter 10 Instructor Notes G. izzoni, Principles and Applications of lectrical ngineering Problem solutions, hapter 10 hapter 10 nstructor Notes hapter 10 introduces bipolar junction transistors. The material on transistors has

More information

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps EE 435 ecture 2: Basic Op mp Design - Single Stage ow Gain Op mps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op mp mplifier mplifier used in open-loop applications

More information

mith College Computer Science CSC270 Spring 16 Circuits and Systems Lecture Notes Week 3 Dominique Thiébaut

mith College Computer Science CSC270 Spring 16 Circuits and Systems Lecture Notes Week 3 Dominique Thiébaut mith College Computer Science CSC270 Spring 16 Circuits and Systems Lecture Notes Week 3 Dominique Thiébaut dthiebaut@smith.edu Crash Course in Electricity and Electronics Zero Physics background expected!

More information

PHYS225 Lecture 9. Electronic Circuits

PHYS225 Lecture 9. Electronic Circuits PHYS225 Lecture 9 Electronic Circuits Last lecture Field Effect Transistors Voltage controlled resistor Various FET circuits Switch Source follower Current source Similar to BJT Draws no input current

More information

EIT Quick-Review Electrical Prof. Frank Merat

EIT Quick-Review Electrical Prof. Frank Merat CIRCUITS 4 The power supplied by the 0 volt source is (a) 2 watts (b) 0 watts (c) 2 watts (d) 6 watts (e) 6 watts 4Ω 2Ω 0V i i 2 2Ω 20V Call the clockwise loop currents i and i 2 as shown in the drawing

More information

University of Florida EEL 3701 Fall 2014 Dr. Eric. M. Schwartz Department of Electrical & Computer Engineering Wednesday, 15 October 2014

University of Florida EEL 3701 Fall 2014 Dr. Eric. M. Schwartz Department of Electrical & Computer Engineering Wednesday, 15 October 2014 Page 1/12 Exam 1 May the Schwartz Instructions: be with you! Turn off all cell phones and other noise making devices and put away all electronics Show all work on the front of the test papers Box each

More information

Homework Assignment 09

Homework Assignment 09 Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

NTE74LS181 Integrated Circuit TTL Arithmetic Logic Unit/Function Generator

NTE74LS181 Integrated Circuit TTL Arithmetic Logic Unit/Function Generator NTE74LS181 Integrated Circuit TTL Arithmetic Logic Unit/Function Generator Description: The NTE74LS181 is an arithmetic logic unit (ALU)/function generator in a 24 Lead DIP type package that has the complexity

More information

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS CHAPTER 4 SIGNA GENERATORS AND WAEFORM SHAPING CIRCUITS Chapter Outline 4. Basic Principles of Sinusoidal Oscillators 4. Op Amp RC Oscillators 4.3 C and Crystal Oscillators 4.4 Bistable Multivibrators

More information

Why digital? Overview. Number Systems. Binary to Decimal conversion

Why digital? Overview. Number Systems. Binary to Decimal conversion Why digital? Overview It has the following advantages over analog. It can be processed and transmitted efficiently and reliably. It can be stored and retrieved with greater accuracy. Noise level does not

More information

ENGR4300 Fall 2005 Test 3A. Name. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)

ENGR4300 Fall 2005 Test 3A. Name. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points) ENGR4 Test A Fall 5 ENGR4 Fall 5 Test A Name Section Question (5 points) Question (5 points) Question (5 points) Question 4 (5 points) Total ( points): Please do not write on the crib sheets. On all questions:

More information

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2005

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2005 Paper Number(s): E2. IMPERIL OLLEGE OF SIENE, TEHNOLOGY ND MEDIINE UNIVERSITY OF LONDON DEPRTMENT OF ELETRIL ND ELETRONI ENGINEERING EXMINTIONS 2005 EEE/ISE PRT II: MEng, BEng and GI DIGITL ELETRONIS 2

More information

EE 321 Analog Electronics, Fall 2013 Homework #8 solution

EE 321 Analog Electronics, Fall 2013 Homework #8 solution EE 321 Analog Electronics, Fall 2013 Homework #8 solution 5.110. The following table summarizes some of the basic attributes of a number of BJTs of different types, operating as amplifiers under various

More information

Full-Graph Solution of Switched Capacitors Circuits by Means of Two- Graphs

Full-Graph Solution of Switched Capacitors Circuits by Means of Two- Graphs WSS TRNSTINS on IRUITS and SYSTMS ohumil rtnik Full-Graph Solution of Switched apacitors ircuits by Means of Two- Graphs HUMIL RTNÍK Department of lectronics and Informatics ollege of Polytechnics Jihlava

More information

A.M. WEDNESDAY, 13 May minutes

A.M. WEDNESDAY, 13 May minutes Candidate Name Centre Number Candidate Number 0 GCSE 293/02 ELECTRONICS MODULE TEST E1 HIGHER TIER AM WEDNESDAY, 13 May 2009 45 minutes For Examiner s use Total Mark ADDITIONAL MATERIALS In addition to

More information

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there. ECE37B Final Exam There are 5 problems on this exam and you have 3 hours There are pages -9 in the exam: please make sure all are there. Do not open this exam until told to do so Show all work: Credit

More information

E40M Review - Part 1

E40M Review - Part 1 E40M Review Part 1 Topics in Part 1 (Today): KCL, KVL, Power Devices: V and I sources, R Nodal Analysis. Superposition Devices: Diodes, C, L Time Domain Diode, C, L Circuits Topics in Part 2 (Wed): MOSFETs,

More information

Chapter 5. BJT AC Analysis

Chapter 5. BJT AC Analysis Chapter 5. Outline: The r e transistor model CB, CE & CC AC analysis through r e model common-emitter fixed-bias voltage-divider bias emitter-bias & emitter-follower common-base configuration Transistor

More information

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback EECS 16A Designing Information Devices and Systems I Fall 2018 Lecture Notes Note 18 18.1 Introduction: Op-amps in Negative Feedback In the last note, we saw that can use an op-amp as a comparator. However,

More information

University of Florida EEL 3701 Summer 2015 Dr. Eric. M. Schwartz Department of Electrical & Computer Engineering Tuesday, 30 June 2015

University of Florida EEL 3701 Summer 2015 Dr. Eric. M. Schwartz Department of Electrical & Computer Engineering Tuesday, 30 June 2015 University of Florida EEL 3701 Summer 2015 Dr Eric M Schwartz Page 1/13 Exam 1 May the Schwartz be with you! Instructions: Turn off all cell phones and other noise making devices Show all work on the front

More information

The RC Circuit INTRODUCTION. Part 1: Capacitor Discharging Through a Resistor. Part 2: The Series RC Circuit and the Oscilloscope

The RC Circuit INTRODUCTION. Part 1: Capacitor Discharging Through a Resistor. Part 2: The Series RC Circuit and the Oscilloscope The RC Circuit INTRODUCTION The goal in this lab is to observe the time-varying voltages in several simple circuits involving a capacitor and resistor. In the first part, you will use very simple tools

More information

EXEMPLAR NATIONAL CERTIFICATE (VOCATIONAL) ELECTRICAL PRINCIPLES AND PRACTICE NQF LEVEL 3 ( ) (X-Paper) 09:00 12:00

EXEMPLAR NATIONAL CERTIFICATE (VOCATIONAL) ELECTRICAL PRINCIPLES AND PRACTICE NQF LEVEL 3 ( ) (X-Paper) 09:00 12:00 NATIONAL CERTIFICATE (VOCATIONAL) ELECTRICAL PRINCIPLES AND PRACTICE NQF LEVEL 3 2008 (12041002) (X-Paper) 09:00 12:00 EXEMPLAR This question paper consists of 7 pages. EXEMPLAR -2- NC(V) TIME: 3 HOURS

More information

Section 001. Read this before starting!

Section 001. Read this before starting! Points missed: Student's Name: Total score: / points East Tennessee State University epartment of omputer and Information Sciences SI 25 (Tarnoff) omputer Organization TEST 2 for Fall Semester, 24 Section

More information

PSEUDORANDOM BINARY SEQUENCES GENERATOR

PSEUDORANDOM BINARY SEQUENCES GENERATOR PSEUDORANDOM BINARY SEQUENCES GENERATOR 1. Theoretical considerations White noise is defined as a random process with power spectral density that is constant in an infinite frequency band. Quasi-white

More information

Digital Electronics Final Examination. Part A

Digital Electronics Final Examination. Part A Digital Electronics Final Examination Part A Spring 2009 Student Name: Date: Class Period: Total Points: /50 Converted Score: /40 Page 1 of 13 Directions: This is a CLOSED BOOK/CLOSED NOTES exam. Select

More information

Figure Circuit for Question 1. Figure Circuit for Question 2

Figure Circuit for Question 1. Figure Circuit for Question 2 Exercises 10.7 Exercises Multiple Choice 1. For the circuit of Figure 10.44 the time constant is A. 0.5 ms 71.43 µs 2, 000 s D. 0.2 ms 4 Ω 2 Ω 12 Ω 1 mh 12u 0 () t V Figure 10.44. Circuit for Question

More information

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic ENGG 1203 Tutorial_9 - Review Boolean Algebra 1. Combinational & Sequential Logic 2. Computer Systems 3. Electronic Circuits 4. Signals, Systems, and Control Remark : Multiple Choice Questions : ** Check

More information

ENGR-2300 Electronic Instrumentation Quiz 3 Fall 2013 Name Section. Question III (25 Points) Question IV (25 Points) Total (100 Points)

ENGR-2300 Electronic Instrumentation Quiz 3 Fall 2013 Name Section. Question III (25 Points) Question IV (25 Points) Total (100 Points) ENGR-2300 Electronic Instrumentation Quiz 3 Fall 203 Name Section Question I (25 Points) Question II (25 Points) Question III (25 Points) Question I (25 Points) Total (00 Points) On all questions: SHOW

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each) Subject Code: 17333 Model Answer Page 1/ 27 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model

More information

Numbering Systems. Contents: Binary & Decimal. Converting From: B D, D B. Arithmetic operation on Binary.

Numbering Systems. Contents: Binary & Decimal. Converting From: B D, D B. Arithmetic operation on Binary. Numbering Systems Contents: Binary & Decimal. Converting From: B D, D B. Arithmetic operation on Binary. Addition & Subtraction using Octal & Hexadecimal 2 s Complement, Subtraction Using 2 s Complement.

More information

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II )

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II ) KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II ) Most of the content is from the textbook: Electronic devices and circuit theory,

More information

U1 is zero based because its noninverting terminal is connected to circuit common. Therefore, the circuit reference voltage is 0 V.

U1 is zero based because its noninverting terminal is connected to circuit common. Therefore, the circuit reference voltage is 0 V. When you have completed this exercise, you will be able to operate a zener-clamped op amp comparator circuit using dc and ac voltages. You will verify your results with an oscilloscope. U1 is zero based

More information

Chapter 9. Estimating circuit speed. 9.1 Counting gate delays

Chapter 9. Estimating circuit speed. 9.1 Counting gate delays Chapter 9 Estimating circuit speed 9.1 Counting gate delays The simplest method for estimating the speed of a VLSI circuit is to count the number of VLSI logic gates that the input signals must propagate

More information

AE60 INSTRUMENTATION & MEASUREMENTS DEC 2013

AE60 INSTRUMENTATION & MEASUREMENTS DEC 2013 Q.2 a. Differentiate between the direct and indirect method of measurement. There are two methods of measurement: 1) direct comparison with the standard, and 2) indirect comparison with the standard. Both

More information

NORTH WEST PROVINCIAL ASSESSMENT GRADE 6

NORTH WEST PROVINCIAL ASSESSMENT GRADE 6 NORTH WEST PROVINIL SSESSMENT GRE 6 NTURL SIENES N TEHNOLOGY NOVEMER 2018 MRKS: 80 TIME: 2 hours LERNER: SHOOL: SU ISTRIT OFFIE: ISTRIT: 80 This question paper consists of 12 pages. Natural Science and

More information

Sample Test Paper - I

Sample Test Paper - I Scheme G Sample Test Paper - I Course Name : Computer Engineering Group Marks : 25 Hours: 1 Hrs. Q.1) Attempt any THREE: 09 Marks a) Define i) Propagation delay ii) Fan-in iii) Fan-out b) Convert the following:

More information

analyse and design a range of sine-wave oscillators understand the design of multivibrators.

analyse and design a range of sine-wave oscillators understand the design of multivibrators. INTODUTION In this lesson, we investigate some forms of wave-form generation using op amps. Of course, we could use basic transistor circuits, but it makes sense to simplify the analysis by considering

More information

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS. 8 Electrical Engineering RIB-R T7 Session 08-9 S.No. : 9078_LS RIB Rank Improvement Batch ELECTRICL ENGINEERING nalog Electronics NSWERS. (d) 7. (a) 3. (c) 9. (a) 5. (d). (d) 8. (c) 4. (c) 0. (c) 6. (b)

More information

Section 4. Nonlinear Circuits

Section 4. Nonlinear Circuits Section 4 Nonlinear Circuits 1 ) Voltage Comparators V P < V N : V o = V ol V P > V N : V o = V oh One bit A/D converter, Practical gain : 10 3 10 6 V OH and V OL should be far apart enough Response Time:

More information

Designing Information Devices and Systems II Fall 2017 Miki Lustig and Michel Maharbiz Homework 1. This homework is due September 5, 2017, at 11:59AM.

Designing Information Devices and Systems II Fall 2017 Miki Lustig and Michel Maharbiz Homework 1. This homework is due September 5, 2017, at 11:59AM. EECS 16 Designing Information Devices and Systems II Fall 017 Miki Lustig and Michel Maharbiz Homework 1 This homework is due September 5, 017, at 11:59M. 1. Fundamental Theorem of Solutions to Differential

More information

EXP. NO. 3 Power on (resistive inductive & capacitive) load Series connection

EXP. NO. 3 Power on (resistive inductive & capacitive) load Series connection OBJECT: To examine the power distribution on (R, L, C) series circuit. APPARATUS 1-signal function generator 2- Oscilloscope, A.V.O meter 3- Resisters & inductor &capacitor THEORY the following form for

More information

Midterm Exam 2. Prof. Miloš Popović

Midterm Exam 2. Prof. Miloš Popović Midterm Exam 2 Prof. Miloš Popović 100 min timed, closed book test. Write your name at top of every page (or initials on later pages) Aids: single page (single side) of notes, handheld calculator Work

More information

The RLC circuits have a wide range of applications, including oscillators and frequency filters

The RLC circuits have a wide range of applications, including oscillators and frequency filters 9. The RL ircuit The RL circuits have a wide range of applications, including oscillators and frequency filters This chapter considers the responses of RL circuits The result is a second-order differential

More information

farads or 10 µf. The letter indicates the part tolerance (how close should the actual value be to the marking).

farads or 10 µf. The letter indicates the part tolerance (how close should the actual value be to the marking). p1 EE1050/60 Capacitors Lab University of Utah Electrical Engineering Department EE1050/1060 Capacitors A. Stolp, 10/4/99 rev 3/17/01 Objectives 1.) Observe charging and discharging of a capacitor. 2.)

More information

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review.

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review. Schedule Date Day lass No. 0 Nov Mon 0 Exam Review Nov Tue Title hapters HW Due date Nov Wed Boolean Algebra 3. 3.3 ab Due date AB 7 Exam EXAM 3 Nov Thu 4 Nov Fri Recitation 5 Nov Sat 6 Nov Sun 7 Nov Mon

More information

PHYSICS 122 Lab EXPERIMENT NO. 6 AC CIRCUITS

PHYSICS 122 Lab EXPERIMENT NO. 6 AC CIRCUITS PHYSICS 122 Lab EXPERIMENT NO. 6 AC CIRCUITS The first purpose of this laboratory is to observe voltages as a function of time in an RC circuit and compare it to its expected time behavior. In the second

More information

SUMMER 18 EXAMINATION Subject Name: Principles of Digital Techniques Model Answer Subject Code:

SUMMER 18 EXAMINATION Subject Name: Principles of Digital Techniques Model Answer Subject Code: Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013. Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

More information

COMP2611: Computer Organization. Introduction to Digital Logic

COMP2611: Computer Organization. Introduction to Digital Logic 1 OMP2611: omputer Organization ombinational Logic OMP2611 Fall 2015 asics of Logic ircuits 2 its are the basis for binary number representation in digital computers ombining bits into patterns following

More information

ML GHz Super Low Power Dual Modulus Prescaler

ML GHz Super Low Power Dual Modulus Prescaler Legacy evice: Motorola M2052 ML2052. GHz Super Low Power ual Modulus Prescaler MEL PLL OMPONENTS 64/65, 28/29 UL MOULUS PRESLER SEMIONUTOR TEHNIL T The ML2052 is a super low power dual modulus prescaler

More information

PHYSICS 171 UNIVERSITY PHYSICS LAB II. Experiment 6. Transient Response of An RC Circuit

PHYSICS 171 UNIVERSITY PHYSICS LAB II. Experiment 6. Transient Response of An RC Circuit PHYSICS 171 UNIVERSITY PHYSICS LAB II Experiment 6 Transient Response of An RC Circuit Equipment: Supplies: Function Generator, Dual Trace Oscilloscope.002 Microfarad, 0.1 Microfarad capacitors; 1 Kilohm,

More information

RC, RL, and LCR Circuits

RC, RL, and LCR Circuits RC, RL, and LCR Circuits EK307 Lab Note: This is a two week lab. Most students complete part A in week one and part B in week two. Introduction: Inductors and capacitors are energy storage devices. They

More information

MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Principles of Digital Techniques

MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Principles of Digital Techniques MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Principles of Digital Techniques Subject Code: Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word

More information

First Order RC and RL Transient Circuits

First Order RC and RL Transient Circuits First Order R and RL Transient ircuits Objectives To introduce the transients phenomena. To analyze step and natural responses of first order R circuits. To analyze step and natural responses of first

More information

u (t t ) + e ζωn (t tw )

u (t t ) + e ζωn (t tw ) LINEAR CIRCUITS LABORATORY OSCILLATIONS AND DAMPING EFFECT PART I TRANSIENT RESPONSE TO A SQUARE PULSE Transfer Function F(S) = ω n 2 S 2 + 2ζω n S + ω n 2 F(S) = S 2 + 3 RC ( RC) 2 S + 1 RC ( ) 2 where

More information

55:041 Electronic Circuits The University of Iowa Fall Final Exam

55:041 Electronic Circuits The University of Iowa Fall Final Exam Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered

More information

School of Computer Science and Electrical Engineering 28/05/01. Digital Circuits. Lecture 14. ENG1030 Electrical Physics and Electronics

School of Computer Science and Electrical Engineering 28/05/01. Digital Circuits. Lecture 14. ENG1030 Electrical Physics and Electronics Digital Circuits 1 Why are we studying digital So that one day you can design something which is better than the... circuits? 2 Why are we studying digital or something better than the... circuits? 3 Why

More information

SEM-2016(02)-I ELECTRICAL ENGINEERING. Paper -1. Please read the following instructions carefully before attempting questions.

SEM-2016(02)-I ELECTRICAL ENGINEERING. Paper -1. Please read the following instructions carefully before attempting questions. Roll No. Candidate should write his/her Roll No. here. Total No. of Questions : 7 No. of Printed Pages : 8 SEM-2016(02)-I ELECTRICAL ENGINEERING Paper -1 Time : 3 Hours ] [ Total Marks ; 300 Instructions

More information

MM74C373 MM74C374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74C373 MM74C374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop MM74C374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The and MM74C374 are integrated, complementary MOS (CMOS), 8-bit storage elements with 3- STATE outputs. These outputs

More information

SOME USEFUL NETWORK THEOREMS

SOME USEFUL NETWORK THEOREMS APPENDIX D SOME USEFUL NETWORK THEOREMS Introduction In this appendix we review three network theorems that are useful in simplifying the analysis of electronic circuits: Thévenin s theorem Norton s theorem

More information

Basic RL and RC Circuits R-L TRANSIENTS: STORAGE CYCLE. Engineering Collage Electrical Engineering Dep. Dr. Ibrahim Aljubouri

Basic RL and RC Circuits R-L TRANSIENTS: STORAGE CYCLE. Engineering Collage Electrical Engineering Dep. Dr. Ibrahim Aljubouri st Class Basic RL and RC Circuits The RL circuit with D.C (steady state) The inductor is short time at Calculate the inductor current for circuits shown below. I L E R A I L E R R 3 R R 3 I L I L R 3 R

More information

Binary addition example worked out

Binary addition example worked out Binary addition example worked out Some terms are given here Exercise: what are these numbers equivalent to in decimal? The initial carry in is implicitly 0 1 1 1 0 (Carries) 1 0 1 1 (Augend) + 1 1 1 0

More information

S-13R1 Series REVERSE CURRENT PROTECTION CMOS VOLTAGE REGULATOR. Features. Applications. Packages. ABLIC Inc., Rev.1.

S-13R1 Series REVERSE CURRENT PROTECTION CMOS VOLTAGE REGULATOR. Features. Applications. Packages.  ABLIC Inc., Rev.1. www.ablicinc.com REVERSE CURRENT PROTECTION CMOS VOLTAGE REGULATOR ABLIC Inc., 212-214 Rev.1.2_2 The, developed by using the CMOS technology, is a positive voltage regulator IC of 15 ma output current,

More information

Digital Electronics. Part A

Digital Electronics. Part A Digital Electronics Final Examination Part A Winter 2004-05 Student Name: Date: lass Period: Total Points: Multiple hoice Directions: Select the letter of the response which best completes the item or

More information

E40M. Binary Numbers. M. Horowitz, J. Plummer, R. Howe 1

E40M. Binary Numbers. M. Horowitz, J. Plummer, R. Howe 1 E40M Binary Numbers M. Horowitz, J. Plummer, R. Howe 1 Reading Chapter 5 in the reader A&L 5.6 M. Horowitz, J. Plummer, R. Howe 2 Useless Box Lab Project #2 Adding a computer to the Useless Box alows us

More information

Digital Electronics Part 1: Binary Logic

Digital Electronics Part 1: Binary Logic Digital Electronics Part 1: Binary Logic Electronic devices in your everyday life What makes these products examples of electronic devices? What are some things they have in common? 2 How do electronics

More information

Physics 212. Lecture 11. RC Circuits. Change in schedule Exam 2 will be on Thursday, July 12 from 8 9:30 AM. Physics 212 Lecture 11, Slide 1

Physics 212. Lecture 11. RC Circuits. Change in schedule Exam 2 will be on Thursday, July 12 from 8 9:30 AM. Physics 212 Lecture 11, Slide 1 Physics 212 Lecture 11 ircuits hange in schedule Exam 2 will be on Thursday, July 12 from 8 9:30 AM. Physics 212 Lecture 11, Slide 1 ircuit harging apacitor uncharged, switch is moved to position a Kirchoff

More information

Lab #15: Introduction to Computer Aided Design

Lab #15: Introduction to Computer Aided Design Lab #15: Introduction to Computer Aided Design Revision: 02 Nov 2016 Print Name: Section: GETTING FAMILIAR WITH YOUR BASYS3 DIGILAB BOARD. Problem 1: (26 points) Visually inspect the Digilab board, enter

More information

I PUC ELECTRONICS MODEL QUESTION PAPER -1 ( For new syllabus 2013)

I PUC ELECTRONICS MODEL QUESTION PAPER -1 ( For new syllabus 2013) Max Mark: 70] I UC ELECTRONICS MODEL QUESTION AER - ( For new syllabus 0) [ Max Time : hrs 5 min Note: i. Question paper contains four parts. ii. art-a is compulsory, art-d contains two sub parts (a) problems

More information

NATIONAL SENIOR CERTIFICATE GRADE 12

NATIONAL SENIOR CERTIFICATE GRADE 12 NTIONL SENIOR ERTIFITE GRE 1 PHYSIL SIENES: PHYSIS (P1) FERURY/MRH 014 MRKS: 150 TIME: 3 hours This question paper consists of 15 pages and 3 data sheets. Physical Sciences/P1 E/Feb. Mar. 014 INSTRUTIONS

More information

3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value

3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value EGC22 Digital Logic Fundamental Additional Practice Problems. Complete the following table of equivalent values. Binary. Octal 35.77 33.23.875 29.99 27 9 64 Hexadecimal B.3 D.FD B.4C 2. Calculate the following

More information

VI. Transistor amplifiers: Biasing and Small Signal Model

VI. Transistor amplifiers: Biasing and Small Signal Model VI. Transistor amplifiers: iasing and Small Signal Model 6.1 Introduction Transistor amplifiers utilizing JT or FET are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly.

More information

2005 AP PHYSICS C: ELECTRICITY AND MAGNETISM FREE-RESPONSE QUESTIONS

2005 AP PHYSICS C: ELECTRICITY AND MAGNETISM FREE-RESPONSE QUESTIONS 2005 AP PHYSICS C: ELECTRICITY AND MAGNETISM In the circuit shown above, resistors 1 and 2 of resistance R 1 and R 2, respectively, and an inductor of inductance L are connected to a battery of emf e and

More information

Department of Electrical and Computer Engineering University of Wisconsin Madison. Fall Midterm Examination CLOSED BOOK

Department of Electrical and Computer Engineering University of Wisconsin Madison. Fall Midterm Examination CLOSED BOOK Department of Electrical and Computer Engineering University of Wisconsin Madison ECE 553: Testing and Testable Design of Digital Systems Fall 203-204 Midterm Examination CLOSED OOK Kewal K. Saluja Date:

More information

ENGR-4300 Fall 2008 Test 3. Name SOLUTION. Section 1(MR 8:00) 2(TF 2:00) (circle one) Question I (20 points) Question II (15 points)

ENGR-4300 Fall 2008 Test 3. Name SOLUTION. Section 1(MR 8:00) 2(TF 2:00) (circle one) Question I (20 points) Question II (15 points) ENGR-4300 Fall 008 Test 3 Name SOLUTION Section (MR 8:00) (TF :00) (circle one) Question I (0 points) Question II (5 points) Question III (0 points) Question I (0 points) Question (5 points) Total (00

More information

NATIONAL SENIOR CERTIFICATE GRADE 12

NATIONAL SENIOR CERTIFICATE GRADE 12 NTIONL SENIOR ERTIFITE GRE 12 MEHNIL TEHNOLOGY NOVEMER 2017 MRKS: 200 TIME: 3 hours This question paper consists of 15 pages and a 4-page formula sheet. Mechanical Technology 2 E/November 2017 INSTRUTIONS

More information

Week No. 06: Numbering Systems

Week No. 06: Numbering Systems Week No. 06: Numbering Systems Numbering System: A numbering system defined as A set of values used to represent quantity. OR A number system is a term used for a set of different symbols or digits, which

More information

*1. Attention should be paid to the power dissipation of the package when the output current is large.

*1. Attention should be paid to the power dissipation of the package when the output current is large. S-1313 Series www.ablic.com www.ablicinc.com SUPER LOW CURRENT CONSUMPTION LOW DROPOUT CMOS VOLTAGE REGULATOR ABLIC Inc., 211-216 Rev.2.1_1 The S-1313 Series, developed by using the CMOS technology, is

More information

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web:     Ph: Serial : ND_EE_NW_Analog Electronics_05088 Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubaneswar Kolkata Patna Web: E-mail: info@madeeasy.in Ph: 0-4546 CLASS TEST 08-9 ELECTCAL ENGNEENG Subject

More information

GRADE 12 SEPTEMBER 2012 GEOGRAPHY P2

GRADE 12 SEPTEMBER 2012 GEOGRAPHY P2 Province of the ESTERN PE EUTION NTIONL SENIOR ERTIFITE GRE 12 SEPTEMER 2012 GEOGRPHY P2 NME: MRKS: 100 TIME: 1½ hours MRKS MO TOTL MRK MO *GEOGE2* Q1 20 Q2 20 Q3 40 Q4 20 100 100 This question paper consists

More information

GRADE 8 NATURAL SCIENCES SCIENCE COMPONENT JUNE EXAM 2007 EX: GR MODERATOR: KK MARKS: 150 TIME: 1 1/2 Hours. m h d h H D = and = or = v H D d D

GRADE 8 NATURAL SCIENCES SCIENCE COMPONENT JUNE EXAM 2007 EX: GR MODERATOR: KK MARKS: 150 TIME: 1 1/2 Hours. m h d h H D = and = or = v H D d D GRE 8 NTURL SIENES SIENE OMPONENT JUNE EXM 2007 EX: GR MOERTOR: KK MRKS: 150 TIME: 1 1/2 Hours EQUTIONS: m h d h H = and = or = v H d INSTRUTIONS and NOTES: This paper consists of 9 pages of questions,

More information

Bipolar Junction Transistor (BJT) - Introduction

Bipolar Junction Transistor (BJT) - Introduction Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification

More information