CARLETON UNIVERSITY Final EXAMINATION April 13, 2009: 14:00
|
|
- Brendan Jefferson
- 6 years ago
- Views:
Transcription
1 RLETON UNIVERSITY Final EXMINTION pril 3, 29: 4: Name: Number: Signature: URTION: 3 HOURS No. of Students: 250 epartment Name & ourse Number: Electronics ELE 2607, and ourse Instructor(s) J. W. Rogers and J. Knight UTHORIZE MEMORN TURN OFF cell phones and personal communications equipment and LEVE THEM T THE FRONT. Notes, books, and non-communicating calculator are allowed. Students MUST count the number of pages in this examination question paper before beginning to write, and report any discrepancy immediately to a proctor. This question paper has 8 pages. This examination paper May Not be taken from the examination room. In addition to this question paper, students require: an examination booklet yes no x may request a Scantron sheet yes no x Please answer on the examination paper. If your answer does not fit, check you are not using a long hard methode. You may ask for a booklet if you need one. oolean For LL questions: If you use a map, indicate for which function it is. If you use algebra, indicate the rules used at the right side of each line. a) raw the simplest two-input gate, or one-input gate, or less, that are logically equivalent to the each of following: i) 0 ii) iii) b) onvert this circuit to real NOT, NN and NOR gates. For inversions, draw reasonable size bubbles, not black dots! h 0 c) Find the dual of k = ( + )( + ) + EF d) Simplify k = ( + )( + ) + EF (same expression as c) e) Loop the map shown, clearly and with no \ extra loops, and write the equation. Each d extra letter halves your mark. F = d d d d d d d d d d d d d page J. W. Rogers and J. Knight page of 8
2 arleton University Electronics ELE 2607, and Name 2 oolean and maps a),,, and are four input samples in a shift register, with the last one in being, and the first one. circuit is to give an output M=: - if at least 3 out of 4 of the input samples are zero, - and/or the first and last samples are zero. Write the equation for the circuit. 3% b) Given q = a + (c b + a + d) find q without using any overbars longer than one letter. four letter answer will be rewarded. 4% c) Find the simplest SUM-OF-PROUTS expression for the 5-variable function defined by the map below. lanks represent zeros. \ \ d d d d E=0 E= 4% d) Loop this dual output K-map to get expressions for F and G with a minimum gate count. im to get minimum logic, with gate count being the first priority. There is a spare set of maps. d d map of F map of G d d map of F map of G J. W. Rogers and J. Knight 2/9/09 page 2, of 8
3 arleton University Electronics ELE 2607, and Name 3 Machines with Storage a) What is the minimum number of flip flops one would need to design a synchronous machine to count from 0 to 24 in steps of 3. That is: 0, 3, 6, 9, 2, 5, 8, 2, 24, 0, 3, 6... b) For the -flip flop and waveforms shown, plot the output waveform. There is an asynchronous reset going in the LR input (Xilinx s notation). Logic LR asynchronous LR c) For the -flip flop and waveforms shown, plot the output waveform. There is a synchronous reset going in the R input (IEEE notation and Knight s, but not Xilinx s). Logic synchronous R R 5% d) Write out the state table for the output shown in the circuit below. state 0 + = lk next state + = = = = = = = = 0 0 Hint: Use the map The state table is in K-map order. + = + + 6% e) omplete the waveforms for and. Their initial values are both 0, as shown. sychronous I + I + =I J. W. Rogers and J. Knight 2/9/09 page 3, of 8
4 arleton University Electronics ELE 2607, and Name 7% 4 Waveforms from a circuit. LK Y E LR E E S X LR Y RST S Sketch the waveforms for, E, X, and Y. LK = E S X= Y RST t t 6% 5 Output waveforms from a state graph =0 Z= = Z= =0 Z= = Z=0 H=0 Z= G= Z=0 x= F=0 Z=0 E= Z=0 (i) oes this machine have a Meally output or a Moore output? Explain how you know. (ii) Hold x constant and plot the output waveforms. Start in state as shown Z for States for (iii)what is the relationship between the frequency of the clock and the frequency of the output? Z for x= States for x= (iv) What is the relationship between the frequency of the clock and the frequency of the output? (v) What might be the application of this circuit? J. W. Rogers and J. Knight 2/9/09 page 4, of 8
5 arleton University Electronics ELE 2607, and Name 4% 6 State Machines a) coin machine sells pictures of Steven Harper for (a dime). Inserting a dime closes a switch, and immediately, without waiting for the next clock edge, gives out a picture of Steven (see his pants coming out below). However, it will not give another picture until the coin rolls off the switch to open it, and another dime is put in. - raw the state graph. Our leader Warning: The dime may sit on the switch for many clock cycles. = means a dime is rolling over the switch. =0 when the switch is open and no dime is going over it. When output P= a picture is given out. Logic 5 khz LK The switch does not bounce ircuit P 5% b) nother coin machine sells pictures of Micheal Ignatieff for, but unfortunately it only takes nickles. Inserting a nickle closes a switch, but the machine does nothing until the first nickle rolls off the switch, opening it, and another nickle rolls on. Then it immediately gives out a picture of Micheal but will not give another one until the coin rolls off the switch to open it, and two more nickles are put in. - raw the state graph.. 5 Our opposition The switch does not bounce N= means a nickle is rolling over the switch. N=0 when the switch is open and no nickle is going over it. When output P= a picture is given out. Logic 5 khz LK N ircuit P 5% 7 ircuit from State Table State Using the state table below, draw a minimum gate-count circuit, including storage elements. State Table Next State + + X=0 X= Output z X=0 X= R = R= S= S= R= T= 0 T= S= T= H= S= S= 0 X 0 X 0 X 0 Map of Map of Map of J. W. Rogers and J. Knight 2/9/09 page 5, of 8
6 arleton University Electronics ELE 2607, and Name 5% 8 Programmable Logic a) Program the PL to implement the logic defined by the K-maps shown. Write the expression for each N over its input lead as indicated. write each N term here F G H Map of F Map of G (This is the only size of PL available to you.) Map of H 6% 5% b) Show how to implement the function g(,,,) defined by the Σ of Π map below using only MUXs and inverters. Minimization of hardware is expected. g = J. W. Rogers and J. Knight 2/9/09 page 6, of 8
7 arleton University Electronics ELE 2607, and Name 7% 9 State Reduction (i) Find the equivalent states in the table below. (ii) Make a new state table with the minimum number of states. State Next State X=0 X= G Output Z X=0 X= Revised State Table State Next State X=0 X= Output X=0 X= E J E H G J H J 0 J H 0 3% synchronous State ssignment x= x= x= x= x= x= The asynchronous state diagram on the left shows all of the transitions for a particular asynchronous machine. (i) Properly reroute any necessary transitions to eliminate races (ii) o a good state assignment for this machine on the. (iii) Put the state asignments inside the circles on the diagram. J. W. Rogers and J. Knight 2/9/09 page 7, of 8
8 arleton University Electronics ELE 2607, and Name 6% Hazards F = Modify the function F = E( ) + + E to minimize the number of gates, with the added condition you must mask all static- hazards. Write the minimal hazard free equation. ( 6 terms answer is best) E=0 E= 6% 2 synchronous ircuits i) Using the state graph below (all three graphs are the same), construct the asynchronous state-table. The state variables are P and, the inputs are a and b. ii) ircle the stable states. iii) Find a critical race either on the state graph or the state table. On the lower left graph, darken the copy of the transition that has the critical race. iv) Find any cycle(s) and darken its (their) arrows on the lower right state graph. arken arrows with races State variables P inputs ab arken arrows with cycles State table state p + q + ab= ab= ab= ab= P State table state p + q + ab= ab= ab= ab= P J. W. Rogers and J. Knight 2/9/09 page 8, of 8
CARLETON UNIVERSITY Final rev EXAMINATION Fri, April 22, 2005, 14:00
LTON UNIVSITY Final rev MINTION Fri, pril 22, 25, 4: Name: Number: Signature: UTION: 3 HOUS No. of Students: 258 epartment Name & ourse Number: lectronics L 267, and ourse Instructor(s) T..ay and J. Knight
More informationCARLETON UNIVERSITY Final EXAMINATION April 16, 2003
LTN UNIVSIT Final MINTIN pril 6, 23 Name: Number: Signature: UTIN: HUS No. of Student: epartment Name & ourse Number: ourse Instructor(s) UTHI MMN 3 4 lectronic ngineering L267, and Profs. N. Tait and
More informationCARLETON UNIVERSITY Final EXAMINATION April 13, 2009: 14:00
RLETO UIVERSITY Final EMITIO pril 3, 29: 4: ame: umber: Signature: URTIO: 3 HOURS o. of Stuents: 25 epartment ame & ourse umber: Electronics ELE 267, an ourse Instructor(s) J. W. Rogers an J. Knigt UTHORIZE
More informationor 0101 Machine
Synchronous State Graph or Synchronous State Graph or Detector Design a state graph for a machine with: One input X, one output Z. Z= after receiving the complete sequence or Overlapped sequences are detected.
More informationMealy & Moore Machines
Mealy & Moore Machines Moore Machine is a finite-state machine whose output values are determined solely by its current state and can be defined as six elements (S, S 0, Σ, Λ, T, G), consisting of the
More informationCh 7. Finite State Machines. VII - Finite State Machines Contemporary Logic Design 1
Ch 7. Finite State Machines VII - Finite State Machines Contemporary Logic esign 1 Finite State Machines Sequential circuits primitive sequential elements combinational logic Models for representing sequential
More informationWritten reexam with solutions for IE1204/5 Digital Design Monday 14/
Written reexam with solutions for IE204/5 Digital Design Monday 4/3 206 4.-8. General Information Examiner: Ingo Sander. Teacher: William Sandqvist phone 08-7904487 Exam text does not have to be returned
More informationComputers also need devices capable of Storing data and information Performing mathematical operations on such data
Sequential Machines Introduction Logic devices examined so far Combinational Output function of input only Output valid as long as input true Change input change output Computers also need devices capable
More informationECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering SEQUENTIAL CIRCUITS: LATCHES Overview Circuits require memory to store intermediate
More informationAppendix A: Digital Logic. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V. Heuring
- Principles of Computer rchitecture Miles Murdocca and Vincent Heuring 999 M. Murdocca and V. Heuring -2 Chapter Contents. Introduction.2 Combinational Logic.3 Truth Tables.4 Logic Gates.5 Properties
More informationUNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017
UNIVERSITY OF BOLTON TW35 SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER 2-2016/2017 INTERMEDIATE DIGITAL ELECTRONICS AND COMMUNICATIONS MODULE NO: EEE5002
More informationTest 3 - Answer Key Version B
Student s Printed Name: Instructor: CUID: Section: Instructions: You are not permitted to use a calculator on any portion of this test. You are not allowed to use any textbook, notes, cell phone, laptop,
More informationTest 3 Version A. On my honor, I have neither given nor received inappropriate or unauthorized information at any time before or during this test.
Student s Printed Name: Instructor: CUID: Section: Instructions: You are not permitted to use a calculator on any portion of this test. You are not allowed to use any textbook, notes, cell phone, laptop,
More informationEGR224 F 18 Assignment #4
EGR224 F 18 Assignment #4 ------------------------------------------------------------------------------------------------------------- Due Date: Friday (Section 10), October 19, by 5 pm (slide it under
More informationSynchronous Sequential Circuit Design. Digital Computer Design
Synchronous Sequential Circuit Design Digital Computer Design Races and Instability Combinational logic has no cyclic paths and no races If inputs are applied to combinational logic, the outputs will always
More informationTest 3 Version A. On my honor, I have neither given nor received inappropriate or unauthorized information at any time before or during this test.
Student s Printed Name: Instructor: CUID: Section: Instructions: You are not permitted to use a calculator on any portion of this test. You are not allowed to use any textbook, notes, cell phone, laptop,
More informationEXPERIMENT Traffic Light Controller
11.1 Objectives EXPERIMENT 11 11. Traffic Light Controller Practice on the design of clocked sequential circuits. Applications of sequential circuits. 11.2 Overview In this lab you are going to develop
More information11.1 As mentioned in Experiment 10, sequential logic circuits are a type of logic circuit where the output of
EE 2449 Experiment 11 Jack Levine and Nancy Warter-Perez CALIFORNIA STATE UNIVERSITY LOS ANGELES Department of Electrical and Computer Engineering EE-2449 Digital Logic Lab EXPERIMENT 11 SEQUENTIAL CIRCUITS
More informationExample: vending machine
Example: vending machine Release item after 15 cents are deposited Single coin slot for dimes, nickels o change Reset Coin Sensor Vending Machine FSM Open Release Mechanism Clock Spring 2005 CSE370 - guest
More informationVidyalankar S.E. Sem. III [ETRX] Digital Circuits and Design Prelim Question Paper Solution
S.E. Sem. III [ETRX] Digital Circuits and Design Prelim uestion Paper Solution. (a) Static Hazard Static hazards have two cases: static and static. static- hazard exists when the output variable should
More informationKing Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department
King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department Page 1 of 13 COE 202: Digital Logic Design (3-0-3) Term 112 (Spring 2012) Final
More informationEECS150 - Digital Design Lecture 11 - Shifters & Counters. Register Summary
EECS50 - Digital Design Lecture - Shifters & Counters February 24, 2003 John Wawrzynek Spring 2005 EECS50 - Lec-counters Page Register Summary All registers (this semester) based on Flip-flops: q 3 q 2
More informationSynchronous Sequential Circuit
Synchronous Sequential Circuit The change of internal state occurs in response to the synchronized clock pulses. Data are read during the clock pulse (e.g. rising-edge triggered) It is supposed to wait
More informationBER KELEY D AV IS IR VINE LOS AN GELES RIVERS IDE SAN D IEGO S AN FRANCISCO
UN IVERSIT Y O F CA LIFO RNI A AT BERKELEY BER KELEY D AV IS IR VINE LOS AN GELES RIVERS IDE SAN D IEGO S AN FRANCISCO SAN TA BARBA RA S AN TA CRUZ De p a r tm en t of Ele ctr i ca l En gin e e rin g a
More informationRead this before starting!
Points missed: Student's Name: Total score: / points East Tennessee State University epartment of omputer and Information Sciences SI 25 (Tarnoff) omputer Organization TEST 2 for Fall Semester, 28 Read
More informationMA FINAL EXAM Form 01 MAY 3, 2018
MA 16 FINAL EXAM Form 1 MAY, 18 NAME STUDENT ID # YOUR TA S NAME RECITATION TIME 1. You must use a # pencil on the scantron. a. Write 1 in the TEST/QUIZ NUMBER boxes and darken the appropriate bubbles
More informationWritten exam with solutions IE1204/5 Digital Design Friday 13/
Written eam with solutions IE204/5 Digital Design Friday / 207 08.00-2.00 General Information Eaminer: Ingo Sander. Teacher: Kista, William Sandqvist tel 08-7904487 Teacher: Valhallavägen, Ahmed Hemani
More informationCpE358/CS381. Switching Theory and Logical Design. Class 16
CpE358/CS38 Switching Theory and Logical Design Class 6 CpE358/CS38 Summer- 24 Copyright 24-585 Today Fundamental concepts of digital systems (Mano Chapter ) inary codes, number systems, and arithmetic
More informationSequential Circuit Design
Sequential Circuit esign esign Procedure. Specification 2. Formulation Obtain a state diagram or state table 3. State Assignment Assign binary codes to the states 4. Flip-Flop Input Equation etermination
More information14:332:231 DIGITAL LOGIC DESIGN
14:332:231 IGITL LOGI ESIGN Ivan Marsic, Rutgers University Electrical & omputer Engineering all 2013 Lecture #17: locked Synchronous -Machine nalysis locked Synchronous Sequential ircuits lso known as
More informationDigital Electronics. Part A
Digital Electronics Final Examination Part A Winter 2004-05 Student Name: Date: lass Period: Total Points: Multiple hoice Directions: Select the letter of the response which best completes the item or
More informationDigital Logic: Boolean Algebra and Gates. Textbook Chapter 3
Digital Logic: Boolean Algebra and Gates Textbook Chapter 3 Basic Logic Gates XOR CMPE12 Summer 2009 02-2 Truth Table The most basic representation of a logic function Lists the output for all possible
More informationAppendix A: Digital Logic. CPSC 352- Computer Organization
- CPSC 352- Computer Organization -2 Chapter Contents. Introduction.2 Combinational Logic.3 Truth Tables.4 Logic Gates.5 Properties of oolean lgebra.6 The Sum-of-Products Form, and Logic Diagrams.7 The
More informationStudent s Printed Name:
Student s Printed Name: Instructor: CUID: Section # : You are not permitted to use a calculator on any portion of this test. You are not allowed to use any textbook, notes, cell phone, laptop, PDA, smart
More informationAppendix A: Digital Logic. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V. Heuring
- Principles of Computer rchitecture Miles Murdocca and Vincent Heuring 999 M. Murdocca and V. Heuring -2 Chapter Contents. Introduction.2 Combinational Logic.3 Truth Tables.4 Logic Gates.5 Properties
More informationDigital Electronics Final Examination. Part A
Digital Electronics Final Examination Part A Spring 2009 Student Name: Date: Class Period: Total Points: /50 Converted Score: /40 Page 1 of 13 Directions: This is a CLOSED BOOK/CLOSED NOTES exam. Select
More informationEE201L Homework # One-Hot state assignment method of designing a state machine LRH = 000 BOTH LIGHTS OFF IDLE Q I Q R = 1 = 1000 Q L Q H
EE201L Homework # 5 Instructor: G. Puvvada 1. One-Hot state assignment method of designing a state machine Consider the turn signals and hazard warning signal controls on most cars. The turn signal control
More informationShow that the dual of the exclusive-or is equal to its compliment. 7
Darshan Institute of ngineering and Technology, Rajkot, Subject: Digital lectronics (2300) GTU Question ank Unit Group Questions Do as directed : I. Given that (6)0 = (00)x, find the value of x. II. dd
More informationDr. Nicola Nicolici COE/EE2DI4 Midterm Test #2 Nov 22, 2006
COE/EE2DI4 Midterm Test #2 Fall 2006 Page 1 Dr. Nicola Nicolici COE/EE2DI4 Midterm Test #2 Nov 22, 2006 Instructions: This examination paper includes 12 pages and 20 multiple-choice questions starting
More informationUniversity of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences
University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Sciences EECS151/251A V. Stojanovic, J. Wawrzynek Fall 2015 10/13/15 Midterm Exam Name: ID
More informationStudent s Printed Name:
MthSc 17 Test Spring 1 Student s Printed Name: CUID: Instructor: Section # : You are not permitted to use a calculator on any portion of this test. You are not allowed to use any textbook, notes, cell
More informationStudent s Printed Name: KEY_&_Grading Guidelines_CUID:
Student s Printed Name: KEY_&_Grading Guidelines_CUID: Instructor: Section # : You are not permitted to use a calculator on any portion of this test. You are not allowed to use any textbook, notes, cell
More informationMATH 1040 Test 2 Spring 2016 Version A QP 16, 17, 20, 25, Calc 1.5, 1.6, , App D. Student s Printed Name:
Student s Printed Name: Instructor: CUID: Section # : You are not permitted to use a calculator on any portion of this test. You are not allowed to use any textbook, notes, cell phone, laptop, PDA, or
More information3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value
EGC22 Digital Logic Fundamental Additional Practice Problems. Complete the following table of equivalent values. Binary. Octal 35.77 33.23.875 29.99 27 9 64 Hexadecimal B.3 D.FD B.4C 2. Calculate the following
More informationChapter 9 Asynchronous Sequential Logic
9.1 Introduction EEA051 - Digital Logic 數位邏輯 Chapter 9 Asynchronous Sequential Logic 吳俊興高雄大學資訊工程學系 December 2004 Two major types of sequential circuits: depending on timing of their signals Asynchronous
More informationEECS150 - Digital Design Lecture 18 - Counters
EECS150 - Digital Design Lecture 18 - Counters October 24, 2002 John Wawrzynek Fall 2002 EECS150 - Lec18-counters Page 1 Counters Special sequential circuits (FSMs) that sequence though a set outputs.
More informationEECS150 - Digital Design Lecture 18 - Counters
EECS50 - Digital Design Lecture 8 - Counters October 24, 2002 John Wawrzynek Fall 2002 EECS50 - Lec8-counters Page Counters Special sequential circuits (FSMs) that sequence though a set outputs. Examples:
More informationDr. S. Shirani COE2DI4 Midterm Test #2 Nov. 9, 2010
Dr. S. Shirani COE2DI4 Midterm Test #2 Nov. 9, 2010 Instructions: This examination paper includes 11 pages and 20 multiple-choice questions starting on page 3. You are responsible for ensuring that your
More informationVersion B QP1-14,18-24, Calc ,App B-D
MATH 00 Test Fall 06 QP-,8-, Calc.-.,App B-D Student s Printed Name: _Key_& Grading Guidelines CUID: Instructor: Section # : You are not permitted to use a calculator on any portion of this test. You are
More informationENEL Digital Circuit Design. Final Examination
ELECTRICAL AND COMPUTER ENGINEERING ENEL 353 - Digital Circuit Design Final Examination Friday, December 17, 1999 Red Gymnasium, 3:30PM - 6:30 PM Instructions: Time allowed is 3 hours. The examination
More informationKing Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department
King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department Page of COE 22: Digital Logic Design (3--3) Term (Fall 22) Final Exam Sunday January
More informationLast lecture Counter design Finite state machine started vending machine example. Today Continue on the vending machine example Moore/Mealy machines
Lecture 2 Logistics HW6 due Wednesday Lab 7 this week (Tuesday exception) Midterm 2 Friday (covers material up to simple FSM (today)) Review on Thursday Yoky office hour on Friday moved to Thursday 2-:2pm
More informationWritten exam for IE1204/5 Digital Design with solutions Thursday 29/
Written exam for IE4/5 Digital Design with solutions Thursday 9/ 5 9.-. General Information Examiner: Ingo Sander. Teacher: William Sandqvist phone 8-794487 Exam text does not have to be returned when
More informationMA EXAM 3 Form A November 12, You must use a #2 pencil on the mark sense sheet (answer sheet).
MA 6200 EXAM 3 Form A November 2, 205 NAME STUDENT ID # YOUR TA S NAME RECITATION TIME. You must use a #2 pencil on the mark sense sheet (answer sheet). 2. If the cover of your question booklet is GREEN,
More informationDE58/DC58 LOGIC DESIGN DEC 2014
Q.2 a. In a base-5 number system, 3 digit representations is used. Find out (i) Number of distinct quantities that can be represented.(ii) Representation of highest decimal number in base-5. Since, r=5
More informationVersion A QP1-14,18-24, Calc ,App B-D
MATH 100 Test 1 Fall 016 QP1-1,18-, Calc1.1-1.3,App B-D Student s Printed Name: Instructor: CUID: Section # : You are not permitted to use a calculator on any portion of this test. You are not allowed
More informationMthSc 107 Test 1 Spring 2013 Version A Student s Printed Name: CUID:
Student s Printed Name: CUID: Instructor: Section # : You are not permitted to use a calculator on any portion of this test. You are not allowed to use any textbook, notes, cell phone, laptop, PDA, or
More informationEECS150 - Digital Design Lecture 16 Counters. Announcements
EECS150 - Digital Design Lecture 16 Counters October 20, 2011 Elad Alon Electrical Engineering and Computer Sciences University of California, Berkeley http://www-inst.eecs.berkeley.edu/~cs150 Fall 2011
More informationEECS 270 Midterm 2 Exam Answer Key Winter 2017
EES 270 Midterm 2 Exam nswer Key Winter 2017 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. NOTES: 1. This part of the exam
More informationLogic. Basic Logic Functions. Switches in series (AND) Truth Tables. Switches in Parallel (OR) Alternative view for OR
TOPIS: Logic Logic Expressions Logic Gates Simplifying Logic Expressions Sequential Logic (Logic with a Memory) George oole (85-864), English mathematician, oolean logic used in digital computers since
More informationAppendix B. Review of Digital Logic. Baback Izadi Division of Engineering Programs
Appendix B Review of Digital Logic Baback Izadi Division of Engineering Programs bai@engr.newpaltz.edu Elect. & Comp. Eng. 2 DeMorgan Symbols NAND (A.B) = A +B NOR (A+B) = A.B AND A.B = A.B = (A +B ) OR
More informationMA EXAM 3 Form A April 16, You must use a #2 pencil on the mark sense sheet (answer sheet).
MA 16200 EXAM Form A April 16, 2015 NAME STUDENT ID # YOUR TA S NAME RECITATION TIME 1. You must use a #2 pencil on the mark sense sheet (answer sheet). 2. If the cover of your question booklet is GREEN,
More informationEECS150 - Digital Design Lecture 17 - Sequential Circuits 3 (Counters)
EECS150 - Digital Design Lecture 17 - Sequential Circuits 3 (Counters) March 19&21, 2002 John Wawrzynek Spring 2002 EECS150 - Lec13-seq3 version 2 Page 1 Counters Special sequential circuits (FSMs) that
More informationChapter 5 Synchronous Sequential Logic
Chapter 5 Synchronous Sequential Logic Sequential circuit: A circuit that includes memory elements. In this case the output depends not only on the current input but also on the past inputs. Memory A synchronous
More informationFaculty of Engineering. FINAL EXAMINATION FALL 2008 (December2008) ANSWER KEY
1 McGill University Faculty of Engineering DIGITAL SYSTEM DESIGN ECSE-323 FINAL EXAMINATION FALL 2008 (December2008) ANSWER KEY STUDENT NAME McGILL I.D. NUMBER Examiner: Prof. J. Clark Signature: Associate
More informationMthSc 107 Test 1 Spring 2013 Version A Student s Printed Name: CUID:
Student s Printed Name: CUID: Instructor: Section # : You are not permitted to use a calculator on any portion of this test. You are not allowed to use any textbook, notes, cell phone, laptop, PDA, or
More informationUniversity of Toronto Faculty of Applied Science and Engineering Edward S. Rogers Sr. Department of Electrical and Computer Engineering
University of Toronto Faculty of Applied Science and Engineering Edward S. Rogers Sr. Department of Electrical and Computer Engineering Final Examination ECE 241F - Digital Systems Examiners: S. Brown,
More informationCSE370 HW6 Solutions (Winter 2010)
SE370 HW6 Solutions (Winter 2010) 1. L2e, 6.10 For this problem we are given a blank waveform with clock and input and asked to draw out the how different flip-flops and latches would behave. LK a) b)
More informationUniversity of Minnesota Department of Electrical and Computer Engineering
University of Minnesota Department of Electrical and Computer Engineering EE2301 Fall 2008 Introduction to Digital System Design L. L. Kinney Final Eam (Closed Book) Solutions Please enter your name, ID
More informationLecture 14: State Tables, Diagrams, Latches, and Flip Flop
EE210: Switching Systems Lecture 14: State Tables, Diagrams, Latches, and Flip Flop Prof. YingLi Tian Nov. 6, 2017 Department of Electrical Engineering The City College of New York The City University
More informationCPE100: Digital Logic Design I
Chapter 3 Professor Brendan Morris, SEB 3216, brendan.morris@unlv.edu http://www.ee.unlv.edu/~b1morris/cpe1/ CPE1: Digital Logic Design I Section 14: Dr. Morris Sequential Logic Design Chapter 3 Chapter
More informationMA 161 EXAM 3 GREEN November 14, You must use a #2 pencil on the scantron sheet (answer sheet).
MA 161 EXAM 3 GREEN November 14, 2016 NAME STUDENT ID # YOUR TA S NAME RECITATION TIME 1. You must use a #2 pencil on the scantron sheet (answer sheet). 2. Be sure the paper you are looking at right now
More informationHomework Assignment #1 Solutions EE 477 Spring 2017 Professor Parker
Homework Assignment #1 Solutions EE 477 Spring 2017 Professor Parker Note: + implies OR,. implies AND, ~ implies NOT Question 1: a) (4%) Use transmission gates to design a 3-input OR gate Note: There are
More informationEET 310 Flip-Flops 11/17/2011 1
EET 310 Flip-Flops 11/17/2011 1 FF s and some Definitions Clock Input: FF s are controlled by a trigger or Clock signal. All FF s have a clock input. If a device which attempts to do a FF s task does not
More informationLecture 7: Logic design. Combinational logic circuits
/24/28 Lecture 7: Logic design Binary digital circuits: Two voltage levels: and (ground and supply voltage) Built from transistors used as on/off switches Analog circuits not very suitable for generic
More informationTest 2 Version B. On my honor, I have neither given nor received inappropriate or unauthorized information at any time before or during this test.
Student s Printed Name: Instructor: CUID: Section: Instructions: You are not permitted to use a calculator on any portion of this test. You are not allowed to use any textbook, notes, cell phone, laptop,
More informationChapter 2. Review of Digital Systems Design
x 2-4 = 42.625. Chapter 2 Review of Digital Systems Design Numbering Systems Decimal number may be expressed as powers of 10. For example, consider a six digit decimal number 987654, which can be represented
More informationLearning Objectives:
Learning Objectives: t the end of this topic you will be able to; draw a block diagram showing how -type flip-flops can be connected to form a synchronous counter to meet a given specification; explain
More informationStudent s Printed Name: _ Key _&_Grading Guidelines CUID:
MthSc 7 Test Spring Version A.., 6. Student s Printed Name: _ Key _&_Grading Guidelines CUID: Instructor: Section # : You are not permitted to use a calculator on any portion of this test. You are not
More informationLatches. October 13, 2003 Latches 1
Latches The second part of CS231 focuses on sequential circuits, where we add memory to the hardware that we ve already seen. Our schedule will be very similar to before: We first show how primitive memory
More informationAdders allow computers to add numbers 2-bit ripple-carry adder
Lecture 12 Logistics HW was due yesterday HW5 was out yesterday (due next Wednesday) Feedback: thank you! Things to work on: ig picture, ook chapters, Exam comments Last lecture dders Today Clarification
More informationTest 2 - Answer Key Version A
MATH 8 Student s Printed Name: Instructor: Test - Answer Key Spring 6 8. - 8.3,. -. CUID: Section: Instructions: You are not permitted to use a calculator on any portion of this test. You are not allowed
More informationDigital Logic and Design (Course Code: EE222) Lecture 19: Sequential Circuits Contd..
Indian Institute of Technology Jodhpur, Year 2017-2018 Digital Logic and Design (Course Code: EE222) Lecture 19: Sequential Circuits Contd.. Course Instructor: Shree Prakash Tiwari Email: sptiwari@iitj.ac.in
More informationCS/ECE 252: INTRODUCTION TO COMPUTER ENGINEERING COMPUTER SCIENCES DEPARTMENT UNIVERSITY OF WISCONSIN-MADISON
CS/ECE 252: INTRODUCTION TO COMPUTER ENGINEERING COMPUTER SCIENCES DEPARTMENT UNIVERSITY OF WISCONSIN-MADISON Prof. Mark D. Hill & Prof. Mikko Lipasti TAs Sanghamitra Roy, Eric Hill, Samuel Javner, Natalie
More informationStudent s Printed Name:
MATH 1060 Test 1 Fall 018 Calculus of One Variable I Version B KEY Sections 1.3 3. Student s Printed Name: Instructor: XID: C Section: No questions will be answered during this eam. If you consider a question
More informationLaboratory Exercise #11 A Simple Digital Combination Lock
Laboratory Exercise #11 A Simple Digital Combination Lock ECEN 248: Introduction to Digital Design Department of Electrical and Computer Engineering Texas A&M University 2 Laboratory Exercise #11 1 Introduction
More informationCSE140: Components and Design Techniques for Digital Systems. Midterm Information. Instructor: Mohsen Imani. Sources: TSR, Katz, Boriello & Vahid
CSE140: Components and Design Techniques for Digital Systems Midterm Information Instructor: Mohsen Imani Midterm Topics In general: everything that was covered in homework 1 and 2 and related lectures,
More informationEECS150 - Digital Design Lecture 23 - FSMs & Counters
EECS150 - Digital Design Lecture 23 - FSMs & Counters April 8, 2010 John Wawrzynek Spring 2010 EECS150 - Lec22-counters Page 1 One-hot encoding of states. One FF per state. State Encoding Why one-hot encoding?
More informationSynchronous Sequential Circuit Design. Dr. Ehab A. H. AL-Hialy Page 1
Synchronous Sequential Circuit Design Dr. Ehab A. H. AL-Hialy Page Motivation Analysis of a few simple circuits Generalizes to Synchronous Sequential Circuits (SSC) Outputs are Function of State (and Inputs)
More informationRoger L. Tokheim. Chapter 8 Counters Glencoe/McGraw-Hill
Digital Electronics Principles & Applications Sixth Edition Roger L. Tokheim Chapter 8 Counters 2003 Glencoe/McGraw-Hill INTRODUCTION Overview of Counters Characteristics of Counters Ripple Up Counter
More informationENGR4300 Fall 2005 Test 3A. Name. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)
ENGR4 Test A Fall 5 ENGR4 Fall 5 Test A Name Section Question (5 points) Question (5 points) Question (5 points) Question 4 (5 points) Total ( points): Please do not write on the crib sheets. On all questions:
More informationDigital Electronics Sequential Logic
/5/27 igital Electronics Sequential Logic r. I. J. Wassell Sequential Logic The logic circuits discussed previously are known as combinational, in that the output depends only on the condition of the latest
More informationDigital Logic Design - Chapter 5
Digital Logic Design - Chapter 5 S. Design a 2-bit binary up counter a) using positive-edge-triggered D flip-flops. b) using positive-edge-triggered T flip-flops. c) using positive-edge-triggered JK flip-flops.
More informationStudent s Printed Name:
Student s Printed Name: Instructor: CUID: Section # : You are not permitted to use a calculator on any part of this test. You are not allowed to use any textbook, notes, cell phone, laptop, PDA, or any
More informationPhiladelphia University Student Name: Student Number:
Philadelphia University Student Name: Student Number: Faculty of Engineering Serial Number: Final Exam, Second Semester: 2015/2016 Dept. of Computer Engineering Course Title: Logic Circuits Date: 08/06/2016
More informationFigure 1-1 Basic Gates
Figure - Basic Gates B ND: = B B OR: = + B NOT: = ' B ELUSIVE OR: = + B Figure -2 Full dder Y in FULL DDER (a) Full adder module out Sum Y in outsum (b) Truth Table Sum = 'Y'in + 'Yin' + Y'in' + Yin =
More informationStudent s Printed Name: _KEY Grading Guidelines CUID:
Student s Printed Name: _KEY Grading Guidelines CUID: Instructor: Section # : You are not permitted to use a calculator on any portion of this test. You are not allowed to use any textbook, notes, cell
More informationCprE 281: Digital Logic
CprE 281: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Synchronous Sequential Circuits Basic Design Steps CprE 281: Digital Logic Iowa State University, Ames,
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic
More informationHomework #4. CSE 140 Summer Session Instructor: Mohsen Imani. Only a subset of questions will be graded
Homework #4 CSE 140 Summer Session 2 2017 Instructor: Mohsen Imani Only a subset of questions will be graded 1) For the circuit shown below, do the following: a. Write a logic equation for the output P
More information