3D capacitors on silicon with high density pore network and ZrO2 dielectric films deposited by MOCVD
|
|
- Cecily Griffith
- 6 years ago
- Views:
Transcription
1 3D capacitors on silicon with high density pore network and ZrO2 dielectric films deposited by MOCVD Magali Brunet 1, Gérald Leclerc 1, Emmanuel Scheid 1, Jean- Louis Sanchez 1 1 LAAS-CNRS, University of Toulouse, France. Karolina Galicka-Fau 2, Michel Andrieux 2, Isabelle Gallet 2, Mickaele Herbst 2, Corinne Legros 2. 2 LEMHE, University Paris-Sud 11, Orsay, France. P. Kleimann 3 3 Institut des Nanotechnologies de Lyon (Lyon) 1
2 Introduction: Context Portable electronics Numerous functionalities Miniaturization of DC-DC converters Passive components (L,C,R): from discrete to integrated solutions Low profile, miniaturization Reliability Cost reduction. How? Increase of systems operating frequencies New materials, adapted methods of microfabrication Converter PWM DC-DC On Semicond. Magali Brunet PwrSoC workshop, Cork, 23/09/2008 step-down [NCP1508] 3mm x 3mm 2
3 High density capacitors Objectives: High capacitance density : 1 µf/mm² Operating frequencies (500 khz 10 MHz) Power: few watts (V in = 5V, I in = 1 A) Breakdown voltage: 20V Efficiency: > 90% Low losses in materials and structures C = ε 0 ε r S e Solutions: Increase electrode surface Deep cavities in Si (bottom electrode) Use of high-k dielectrics Cross-section of silicon cavities Magali Brunet PwrSoC workshop, Cork, 23/09/2008 etched by DRIE 3
4 Outline I. Preliminary results and state of the art II. Towards higher capacitance density for 3D capacitors: II.a. Electrochemical etching of dense pore network in silicon. II.b. Integration of high-k material. ZrO 2 material characterization (2D and 3D) -Optimization of MOCVD conditions Electrical characterization (2D) of ZrO 2 films III. Conclusions and future work. Magali Brunet PwrSoC workshop, Cork, 23/09/2008 4
5 I. Preliminary results: 3D capacitors Fabrication SiO 2 (5 nm) / Si 3 N 4 (20 nm) In-situ boron doped polysi 1.5 mω.cm 5 masks process Au 120 µm Si- n + Pores aspect ratio (h/w) = 25 h w Performances: 60 nf/mm² f max = 1MHz ESR = 0.6Ω Capacitance density (nf/mm²) HP 4294A C33_TMAH+IP Pore width = 3 µm A C44_TMAH+IP Pore width = 4 µm A plan_tmah+ip Planar A Antimony doped silicon substrate mω.cm V in = 5.7 V V out = 10 V 10 0 A.Benazzi, EPE 2007, Aalborg, (Denmark) 1,0E+04 1,0E+05 1,0E+06 1,0E+07 1,0E+08 M. Magali Brunet, Brunet MME 2007, Guimaraes (Portugal). PwrSoC workshop, Frequency Cork, 23/09/2008 5
6 I. 3D capacitors: state of the art h w AR = Aspect Ratio = h/w NXP 2008 DRIE, AR = 20, TiN/Al 2 O 3, 3 layers NXP Siemens LAAS Univ. Helsinki Dielectric O = SiO 2 N = Si 3 N 4 C (nf/mm²) Siemens, 1996 Electrochemical etching AR = 85; ONO Univ. Helsinki, 2007 Porous Si, AR = 25, Al 2 O 3 or ZnO :Al NXP 2007 DRIE, AR = 20, ONO, 2 layers LAAS 2006 DRIE, AR = 25, w = 2 µm - ON NXP 2001 DRIE, AR = 20, w = 2 µm - ONO Breakdown voltage (V) Magali Brunet PwrSoC workshop, Cork, 23/09/2008 6
7 Outline I. Preliminary results and state of the art II. Towards higher capacitance density for 3D capacitors: II.a. Electrochemical etching of dense pore network in silicon. II.b. Integration of high-k material. ZrO 2 material characterization (2D and 3D) -Optimization of MOCVD conditions Electrical characterization (2D) of ZrO 2 films III. Conclusions and future work. Magali Brunet PwrSoC workshop, Cork, 23/09/2008 7
8 II.a. Electrochemical etching of Si HO 2 Ethanol HF 50% Counter electrode Reference electrode Pt Pt V ref V N-type substrate: Diffusion of minority carrier (holes) towards surface => Reaction with HF I Higher density pore network 3 regimes: electropolishing, etching (transition), porous silicon Space charge region Region width (nm) Largeur de la ZCE (nm) E-3 0,01 0, Resistivité (Ωcm) Si resistivity (Ω.cm) P. Magali Kleimann, BrunetX Badel, J. Linnros, APL 86, , PwrSoC workshop, Cork, 23/09/2008 8
9 II.a. Electrical results 3D Capacitors SiO 2 /Si 3 N 4 Pores : w = 1 µm Aspect ratio = 43 PolySi Comparison Porous Si / Pore network PolySi C (nf/mm²) regular pores network - pitch 2 µm 20 porous silicon ,0E+02 1,0E+03 1,0E+04 1,0E+05 1,0E+06 1,0E+07 1,0E+08 Magali Brunet Frequency (Hz) PwrSoC workshop, Cork, 23/09/2008 9
10 II.a. On-going developments 2 µm pitch pore network Adapted resistivity = 1 Ω.cm Maximum aspect ratio = nf/mm² expected (with SiO 2 / Si 3 N 4 ) 500 nm pitch pore network Ebeam lithography Adapted resistivity = 50 mω.cm Keeps component at the surface Magali Brunet PwrSoC workshop, Cork, 23/09/
11 Outline I. Preliminary results and state of the art II. Towards higher capacitance density for 3D capacitors: II.a. Electrochemical etching of dense pore network in silicon. II.b. Integration of high-k material. ZrO 2 material characterization (2D and 3D) -Optimization of MOCVD conditions Electrical characterization (2D) of ZrO 2 films III. Conclusions and future work. Magali Brunet PwrSoC workshop, Cork, 23/09/
12 II.b. 3D deposition of high-k material High-k material: ZrO 2 - Polycrystalline material Static dielectric responses : ε tetragonal = 40 ε cubic = 31.8 ε monoclinic = 15 X. Zhao, D. Vanderbilt, Phys. Rev. B, 65, , 2002 => Necessity to favour tetragonal phase for higher permittivities. Breakdown voltage: 3 MV/cm Minimum thickness = 70 nm 3D deposition: Direct liquid injection MOCVD Magali Brunet PwrSoC workshop, Cork, 23/09/
13 II.b. MOCVD system Direct liquid injection MOCVD Precursors evaporation: 250 C Gas carrier: O 2 and N 2 Fractionnal injection Substrate Temperature : 400 C 700 C Precursors tried: Zr(thd) 4 * Zr(thd) 2 (O i Pr) 6 *(thd =2,2,6,6-tetramethylheptane-3,5-dionate) Magali Brunet PwrSoC workshop, Cork, 23/09/
14 II.b. Structural analysis ZrO 2 X-Ray Diffractogramms - ZrO 2 on Si(100) 2,0 1,8 O2 annealed As deposited Intensity 1,6 1,4 1,2 1,0 0,8 0,6 0,4 (-111) m (111)t,c (111) t (111)m (020) m (200) m (002)t (200) t (200)t,c 0,2 0, Theta Tetragonal phase favoured thanks to: Low O 2 partial pressure Low deposition rate (0.6 nm/min) : low injection frequency - low temperature Characterised by smaller crystallites * After annealing at 900 C under O 2 : Monoclinic + tetragonal phase *L. Rapenne, M. Andrieux, Int Symp. EUROCVD 14, ECS, 2003, p. 325 Magali Brunet PwrSoC workshop, Cork, 23/09/
15 II.b. 3D deposition - Coverage Influence of temperature on coverage. 700 C (90nm) 500 C (20nm) Poly-Si ZrO 2 ZrO 2 Poly-Si Decrease of surface reactivity with lower temperatures Work at temperatures around C Magali Brunet PwrSoC workshop, Cork, 23/09/
16 II.b. 3D deposition - Coverage Pores with depth h > 10 µm Deposition of ZrO 2 : T = 550 C, P < 100 Pa w = 10µm h=40µm e 0 = 110nm e = 30nm Magali Brunet PwrSoC workshop, Cork, 23/09/
17 II.b. 3D deposition - Coverage e/e 0 = 1 e/e 0 = ,9 0,8 0,7 0,6 Surface reaction-limited e = thickness at the bottom e 0 = thickness at the top e/e0 0,5 0,4 0,3 0,2 0,1 Diffusion-limited Aspect ratio (h/w) Constant thickness for aspect ratio > 2 Magali Brunet PwrSoC workshop, Cork, 23/09/
18 Leakage current ZrO 2 II.b. Electrical measurements ZrO 2 Si n ++ 2e18 at/cm3 AuSb Si n ++ Ti/Au Ti/Au ZrO 2 =100 nm Leakage current due to : Extrinsic defects Current density (A/cm²) 1,E+03 1,E+01 1,E 01 1,E 03 1,E 05 1,E 07 1,E 09 Polycrystalline structure of ZrO 2 Grains boundaries Si/ZrO 2 interface not controlled Keithley 4200 SCS Bias (V) Estimation at 200 mv of R leakage = Rp = MΩ Magali Brunet PwrSoC workshop, Cork, 23/09/
19 II.b. Electrical measurements ZrO 2 Breakdown voltage Structure tested: ZrO 2 (195 nm) / Pt 1,E+03 Current density (A/cm²) 1,E+01 1,E 01 1,E 03 1,E 05 1,E MV/cm 1,E Bias (V) Magali Brunet PwrSoC workshop, Cork, 23/09/
20 II.b. Electrical measurements ZrO 2 C(V) on silicon substrates at 1MHz 43I (110 nm) µm *100 µm capacitors 2,4 C min = C C ZrO ZrO C inv + C inv C inv = 4.17 nf/mm² 2 2 C (nf/mm²) 2,2 2 1,8 1,6 1,4 1, Bias (V) Measurement C1 Measurement C2 Measurement C3 Measurement C4 Theory C ZrO2 = 2.2 nf/mm² Shifts due to oxide charges and interface states For MIM like structure => increase substrate doping Magali Brunet PwrSoC workshop, Cork, 23/09/
21 II.b. Electrical measurements ZrO 2 Frequency behaviour: Z(f) a) 1,E+05 Measurement Model Impedance analyser HP 4294A Z (Ohm) 1,E+04 Equivalent model b) 1,E ,0E+05 1,0E+06 1,0E+07 Frequency (Hz) -82 Measurement Model Phase ( ) ε ZrO2 = ,0E+05 1,0E+06 1,0E+07 Magali Brunet PwrSoC workshop, Cork, 23/09/2008 Frequency (Hz) 21-88
22 II.b. Electrical measurements ZrO 2 Summary Thickness (nm) 110 Leakage current density (A/cm²) at 200 mv Breakdown voltage (MV/cm) 2.3 C (nf/mm²) 2.2 Permittivity 27 Theory ε tetra = 40 ε cubic = 31.8 ε mono = 15 Sensitivity to monoclinic phase? 1000 (111) t 37I 39I 42I 43I (200) t 1,0 0,8 37I annealed 39I annealed 42I annealed 43I annealed 0,6 Counts 500 Count 0,4 0,2 0 0, Position [ 2Theta] -0, Magali Brunet PwrSoC workshop, Cork, 23/09/ Theta 22
23 III. Conclusions / futur work High aspect ratio pores in a dense network Electrochemical etching / DRIE Validation of capacitors with aspect ratio 133 Denser pore network : pitch 500 nm MOCVD of ZrO 2 : Tetragonal phase favoured Necessity to improve 3D deposition Electrical characterisation: Leakage and shifts in CV curves show necessity to improve interface chemistry and microcrystalline structure Electrical characterisation of ZrO 2 on 3D structures. Change of phase => change of permittivity? 3D breakdown voltage? Magali Brunet PwrSoC workshop, Cork, 23/09/
24 III. Performances NXP 2008 DRIE, AR = 20, TiN/Al 2 O 3, 3 layers Very high-k dielectrics (perovskite) LAAS - to be demonstrated Electrochemical etching, AR = 133, w = 1 µm ZrO 2 (90 nm) NXP Siemens LAAS Univ. Helsinki C (nf/mm²) Siemens, 1996 Electrochemical etching AR = 85; ONO Univ. Helsinki, 2007 Porous Si, AR = 25, Al 2 O 3 or ZnO :Al NXP 2007 DRIE, AR = 20, ONO, 2 layers LAAS - to be demonstrated Electrochemical etching, AR = 133, w = 1 µm ON LAAS 2006 DRIE, AR = 25, w = 2 µm - ON NXP 2001 DRIE, AR = 20, w = 2 µm - ONO Breakdown voltage (V) Magali Brunet PwrSoC workshop, Cork, 23/09/
25 Acknowledgements ANR : French Research National Agency for funding Program JC-JC Sylvie Schamm, Joël Jaud, CEMES, University of Toulouse Karine Isoird, LAAS-CNRS, University of Toulouse LAAS Services : clean room, electrical characterization. Magali Brunet PwrSoC workshop, Cork, 23/09/
Objective: Competitive Low-Cost Thin-Film Varactor Technology. Integrated Monolithic Capacitors using Sputtered/MOCVD material on low-cost substrates
Overview of Program Objective: Competitive Low-Cost Thin-Film Varactor Technology coplanar waveguide (CPW) capacitor ground signal ground Si substrate etched troughs Focus of Our Program! Reproducibility!
More informationECE 340 Lecture 39 : MOS Capacitor II
ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis Things you should know when you leave Key Questions What are the effects
More informationSteep-slope WSe 2 Negative Capacitance Field-effect Transistor
Supplementary Information for: Steep-slope WSe 2 Negative Capacitance Field-effect Transistor Mengwei Si, Chunsheng Jiang, Wonil Chung, Yuchen Du, Muhammad A. Alam, and Peide D. Ye School of Electrical
More informationCVD-3 LFSIN SiN x Process
CVD-3 LFSIN SiN x Process Top Electrode, C Bottom Electrode, C Pump to Base Time (s) SiH 4 Flow Standard LFSIN Process NH 3 Flow N 2 HF (watts) LF (watts) Pressure (mtorr Deposition Time min:s.s Pump to
More informationAn interfacial investigation of high-dielectric constant material hafnium oxide on Si substrate B
Thin Solid Films 488 (2005) 167 172 www.elsevier.com/locate/tsf An interfacial investigation of high-dielectric constant material hafnium oxide on Si substrate B S.C. Chen a, T, J.C. Lou a, C.H. Chien
More information3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer
3D Stacked Buck Converter with SrTiO 3 (STO) Capacitors on Silicon Interposer Makoto Takamiya 1, Koichi Ishida 1, Koichi Takemura 2,3, and Takayasu Sakurai 1 1 University of Tokyo, Japan 2 NEC Corporation,
More informationFabrication and Characterization of Al/Al2O3/p-Si MOS Capacitors
Fabrication and Characterization of Al/Al2O3/p-Si MOS Capacitors 6 MOS capacitors were fabricated on silicon substrates. ALD deposited Aluminum Oxide was used as dielectric material. Various electrical
More informationCVD-3 SIO-HU SiO 2 Process
CVD-3 SIO-HU SiO 2 Process Top Electrode, C Bottom Electrode, C Pump to Base Time (s) SiH 4 Flow Standard SIO-HU Process N 2 O Flow N 2 HF (watts) LF (watts) Pressure (mtorr Deposition Time min:s.s Pump
More informationFrequency dispersion effect and parameters. extraction method for novel HfO 2 as gate dielectric
048 SCIENCE CHINA Information Sciences April 2010 Vol. 53 No. 4: 878 884 doi: 10.1007/s11432-010-0079-8 Frequency dispersion effect and parameters extraction method for novel HfO 2 as gate dielectric LIU
More informationJoshua Whittam, 1 Andrew L. Hector, 1 * Christopher Kavanagh, 2 John R. Owen 1 and Gillian Reid 1
Supporting Information: Combination of Solid State and Electrochemical Impedance Spectroscopy to Explore Effects of Porosity in Sol-Gel Derived BaTiO3 Thin Films Joshua Whittam, 1 Andrew L. Hector, 1 *
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationSupporting Information. A differential Hall effect measurement method with. sub-nanometre resolution for active dopant
Supporting Information for A differential Hall effect measurement method with sub-nanometre resolution for active dopant concentration profiling in ultrathin doped Si 1 x Ge x and Si layers Richard Daubriac*
More informationVI. EIS STUDIES LEAD NANOPOWDER
VI. EIS STUDIES LEAD NANOPOWDER 74 26. EIS Studies of Pb nanospheres Impedance (valid for both DC and AC), a complex resistance occurs when current flows through a circuit (composed of various resistors,
More informationHigh-resolution on-chip supercapacitors with ultra-high scan rate ability
Electronic Supplementary Material (ESI) for Journal of Materials Chemistry A. This journal is The Royal Society of Chemistry 214 Supporting Information High-resolution on-chip supercapacitors with ultra-high
More informationAerospace Performances of IPDiA -250 C up to 250 C Grade Silicon Capacitors
Aerospace Performances of IPDiA -250 C up to 250 C Grade Silicon Capacitors Laurent Lengignon, IPDiA, 2 rue de la Girafe, 14000 Caen, France Alter Technology, Madrid, Spain, Demetrio Lopez ESA/ESTEC, Noordwijk,
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 143 Fall 2008 Exam 1 Professor Ali Javey Answer Key Name: SID: 1337 Closed book. One sheet
More information3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004
3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004 Bob O'Handley Martin Schmidt Quiz Nov. 17, 2004 Ion implantation, diffusion [15] 1. a) Two identical p-type Si wafers (N a = 10 17 cm
More informationELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft
ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated
More informationExtrinsic and Intrinsic Frequency Dispersion of High-k Materials in Capacitance-Voltage Measurements
Materials 01, 5, 1005-103; doi:10.3390/ma5061005 Review OPEN ACCESS materials ISSN 1996-1944 www.mdpi.com/journal/materials Extrinsic and Intrinsic Frequency Dispersion of High-k Materials in Capacitance-Voltage
More informationDemystifying Transmission Lines: What are They? Why are They Useful?
Demystifying Transmission Lines: What are They? Why are They Useful? Purpose of This Note This application note discusses theory and practice of transmission lines. It outlines the necessity of transmission
More informationControl of Flat Band Voltage by Partial Incorporation of La 2 O 3 or Sc 2 O 3 into HfO 2 in Metal/HfO 2 /SiO 2 /Si MOS Capacitors
Control of Flat Band Voltage by Partial Incorporation of La 2 O 3 or Sc 2 O 3 into HfO 2 in Metal/HfO 2 /SiO 2 /Si MOS Capacitors M. Adachi 1, K. Okamoto 1, K. Kakushima 2, P. Ahmet 1, K. Tsutsui 2, N.
More informationan introduction to Semiconductor Devices
an introduction to Semiconductor Devices Donald A. Neamen Chapter 6 Fundamentals of the Metal-Oxide-Semiconductor Field-Effect Transistor Introduction: Chapter 6 1. MOSFET Structure 2. MOS Capacitor -
More information6.152J / 3.155J Spring 05 Lecture 08-- IC Lab Testing. IC Lab Testing. Outline. Structures to be Characterized. Sheet Resistance, N-square Resistor
IC Lab Testing Review Process Outline Structures to be Characterized Resistors Sheet Resistance, Nsquare Resistor MOS Capacitors Flatband Voltage, Threshold Voltage, Oxide Thickness, Oxide Charges, Substrate
More informationMEGAWATT SOLID-STATE ELECTRONICS
MATERIALS, PROCESS AND DEVICE DEVELOPMENT FOR GaN (and SiC) POWER DEVICES University of Florida: SRI: MCNC: Device Design/Simulation (In Collaboration with Sandia) Process Development Device Fabrication
More informationCVD-3 MFSIN-HU-2 SiN x Mixed Frequency Process
CVD-3 MFSIN-HU-2 SiN x Mixed Frequency Process Standard MFSIN-HU-2 Process Top C Bottom C Pump to Base Time (s) SiH 4 Flow HF/ LF NH 3 Flow HF/LF N 2 HF/LF HF (watts) LF (watts) HF Time LF Time Pressure
More informationEE 527 MICROFABRICATION. Lecture 24 Tai-Chang Chen University of Washington
EE 527 MICROFABRICATION Lecture 24 Tai-Chang Chen University of Washington EDP ETCHING OF SILICON - 1 Ethylene Diamine Pyrocatechol Anisotropy: (100):(111) ~ 35:1 EDP is very corrosive, very carcinogenic,
More informationCharacterization of Charge Trapping and Dielectric Breakdown of HfAlOx/SiON Dielectric Gate Stack
Characterization of Charge Trapping and Dielectric Breakdown of HfAlOx/SiON Dielectric Gate Stack Y. Pei, S. Nagamachi, H. Murakami, S. Higashi, S. Miyazaki, T. Kawahara and K. Torii Graduate School of
More informationCVD-3 MFSIN-HU-1 SiN x Mixed Frequency Process
CVD-3 MFSIN-HU-1 SiN x Mixed Frequency Process Standard MFSIN-HU-1 Process Top C Bottom C Pump to Base Time (s) SiH 4 Flow HF/ LF NH 3 Flow HF/LF N 2 HF/LF HF (watts) LF (watts) HF Time LF Time Pressure
More informationLow temperature anodically grown silicon dioxide films for solar cell. Nicholas E. Grant
Low temperature anodically grown silicon dioxide films for solar cell applications Nicholas E. Grant Outline 1. Electrochemical cell design and properties. 2. Direct-current current anodic oxidations-part
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationCVD: General considerations.
CVD: General considerations. PVD: Move material from bulk to thin film form. Limited primarily to metals or simple materials. Limited by thermal stability/vapor pressure considerations. Typically requires
More informationMidterm I - Solutions
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2008 Professor Chenming Hu Midterm I - Solutions Name: SID: Grad/Undergrad: Closed
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading:
More informationFile Name: Supplementary Movie 1 Description: An electronic watch is powered and a capacitor is charged quickly while a TENG works in high vacuum.
File Name: Supplementary Information Description: Supplementary Figures and Supplementary Notes File Name: Supplementary Movie 1 Description: An electronic watch is powered and a capacitor is charged quickly
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationThe Pennsylvania State University. Kurt J. Lesker Company. North Carolina State University. Taiwan Semiconductor Manufacturing Company 1
Enhancement Mode Strained (1.3%) Germanium Quantum Well FinFET (W fin =20nm) with High Mobility (μ Hole =700 cm 2 /Vs), Low EOT (~0.7nm) on Bulk Silicon Substrate A. Agrawal 1, M. Barth 1, G. B. Rayner
More informationStretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa
Stretching the Barriers An analysis of MOSFET Scaling Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa Why Small? Higher Current Lower Gate Capacitance Higher
More informationSupporting Information. Electrochemical Vapor Deposition (E-CVD) of Semiconductors from Gas. Phase with a Solid Membrane Cell
Supporting Information Electrochemical Vapor Deposition (E-CVD) of Semiconductors from Gas Phase with a Solid Membrane Cell Sung Ki Cho 1, Fu-Ren F. Fan, and Allen J. Bard * Center for Electrochemistry,
More informationAutomotive Grade Silicon Capacitors for Under the Hood Applications
Automotive Grade Silicon Capacitors for Under the Hood Applications Sébastien Jacqueline, Laurent Lengignon, Laëtitia Omnès IPDiA, 2 rue de la Girafe, 14000 Caen, France laetitia.omnes@ipdia.com, +33 (0)
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 105: Microelectronic Devices and Circuits Spring 2008 MIDTERM EXAMINATION #1 Time
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2007
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 11: Bulk
More informationChallenges and Opportunities. Prof. J. Raynien Kwo 年
Nanoelectronics Beyond Si: Challenges and Opportunities Prof. J. Raynien Kwo 年 立 Si CMOS Device Scaling Beyond 22 nm node High κ,, Metal gates, and High mobility channel 1947 First Transistor 1960 1960
More informationMaxCaps Next Generation Dielectrics for Integrated Capacitors
MaxCaps Next Generation Dielectrics for Integrated Capacitors Guenther Ruhl Infineon Technologies AG Σ! 2365 Semicon Europa 2011 Dresden, October 11, 2011 October 11, 2011 1 Outline Introduction MaxCaps
More informationUltra-low noise HEMTs for deep cryogenic lowfrequency and high-impedance readout electronics
Ultra-low noise HEMTs for deep cryogenic lowfrequency and high-impedance readout electronics Y. Jin, Q. Dong, Y.X. Liang, A. Cavanna, U. Gennser, L Couraud - Why cryoelectronics - Why HEMT - Noise characterization
More informationDielectric Properties of Composite Films Made from Tin(IV) Oxide and Magnesium Oxide
OUSL Journal (2014) Vol 7, (pp67-75) Dielectric Properties of Composite Films Made from Tin(IV) Oxide and Magnesium Oxide C. N. Nupearachchi* and V. P. S. Perera Department of Physics, The Open University
More informationControl of the fabrication process for the sensors of the CMS Silicon Strip Tracker. Anna Macchiolo. CMS Collaboration
Control of the fabrication process for the sensors of the CMS Silicon Strip Tracker Anna Macchiolo Universita di Firenze- INFN Firenze on behalf of the CMS Collaboration 6 th International Conference on
More informationDielectric constant measurement of P3HT, polystyrene, and polyethylene
Dielectric constant measurement of P3HT, polystyrene, and polyethylene Supervisor: prof. dr. J.C. Hummelen Daily supervisor: Jenny Douvogianni Name: Si Chen (s2660482) 1. Introduction Dielectric constant
More informationHybrid indium phosphide-on-silicon nanolaser diode
In the format provided by the authors and unedited. DOI: 10.1038/NPHOTON.2017.56 Hybrid indium phosphide-on-silicon nanolaser diode Guillaume Crosnier 1,2, Dorian Sanchez 2, Sophie Bouchoule 2, Paul Monnier
More informationModelling of Diamond Devices with TCAD Tools
RADFAC Day - 26 March 2015 Modelling of Diamond Devices with TCAD Tools A. Morozzi (1,2), D. Passeri (1,2), L. Servoli (2), K. Kanxheri (2), S. Lagomarsino (3), S. Sciortino (3) (1) Engineering Department
More informationn i exp E g 2kT lnn i E g 2kT
HOMEWORK #10 12.19 For intrinsic semiconductors, the intrinsic carrier concentration n i depends on temperature as follows: n i exp E g 2kT (28.35a) or taking natural logarithms, lnn i E g 2kT (12.35b)
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Chenming Hu.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2009 Professor Chenming Hu Midterm I Name: Closed book. One sheet of notes is
More informationJusung Engineering, Korea and France
First Int. Workshop on Power Supply On Chip (PowerSoC08), Sept. 22-24, 2008, Cork, Ireland Ultrahigh-density (> 0.4 µf/mm 2 ) trench capacitors in silicon F. Roozeboom 1,2, W. Dekkers 1, K. Jinesh 1, W.
More informationEdgeless sensors for full-field X-ray imaging
Edgeless sensors for full-field X-ray imaging 12 th iworid in Cambridge July 14 th, 2010 Marten Bosma 12 th iworid, Cambridge - July 14 th, 2010 Human X-ray imaging High spatial resolution Low-contrast
More informationHigh tunable dielectric response of Pb 0.87 Ba 0.1 La 0.02 (Zr 0.6 Sn 0.33 Ti 0.07 ) O 3 thin film
Journal of Applied Physics, 2010, Volume 108, Issue 4, paper number 044107 High tunable dielectric response of Pb 0.87 Ba 0.1 La 0.02 (Zr 0.6 Sn 0.33 Ti 0.07 ) O 3 thin film T. M. Correia and Q. Zhang*
More informationFabrication and performance of d 33 -mode lead-zirconate-titanate (PZT) MEMS accelerometers
Fabrication and performance of d 33 -mode lead-zirconate-titanate (PZT) MEMS accelerometers H. G. Yu, R. Wolf*,K. Deng +,L.Zou +, S. Tadigadapa and S. Trolier-McKinstry* Department of Electrical Engineering,
More informationLecture 4. Conductance sensors. ChemFET. Electrochemical Impedance Spectroscopy. py Practical consideration for electrochemical biosensors.
Lecture 4 Conductance sensors. ChemFET. Electrochemical Impedance Spectroscopy. py Practical consideration for electrochemical biosensors. Conductivity I V = I R=, L - conductance L= κa/, l Λ= κ /[ C]
More informationElectrical Characterization with SPM Application Modules
Electrical Characterization with SPM Application Modules Metrology, Characterization, Failure Analysis: Data Storage Magnetoresistive (MR) read-write heads Semiconductor Transistors Interconnect Ferroelectric
More informationPlasma Deposition (Overview) Lecture 1
Plasma Deposition (Overview) Lecture 1 Material Processes Plasma Processing Plasma-assisted Deposition Implantation Surface Modification Development of Plasma-based processing Microelectronics needs (fabrication
More informationPhotovoltage phenomena in nanoscaled materials. Thomas Dittrich Hahn-Meitner-Institute Berlin
Photovoltage phenomena in nanoscaled materials Thomas Dittrich Hahn-Meitner-Institute Berlin 1 2 Introduction From bulk to nanostructure: SPV on porous Si Retarded SPV response and its origin Photovoltage
More informationMeta-stability effects in organic based transistors
Meta-stability effects in organic based transistors H. L. Gomes *a, P. Stallinga a, M. Murgia b, F. Biscarini b T. Muck c, V. Wagner c E. Smits d and. M. de Leeuw d a University of Algarve, Faculty of
More informationSecond-Harmonic Generation Studies of Silicon Interfaces
Second-Harmonic Generation Studies of Silicon Interfaces Z. Marka 1, Y. D. Glinka 1, Y. Shirokaya 1, M. Barry 1, S. N. Rashkeev 1, W. Wang 1, R. D. Schrimpf 2,D. M. Fleetwood 2 and N. H. Tolk 1 1 Department
More informationR&D Issues for High-k Gate Dielectrics
R&D Issues for High-k Gate Dielectrics T.P. Ma Yale University Spacer High-k Gate Dielectric Stack Source Drain Gate electrode, poly Upper interfacial region Bulk high-k film Lower interfacial region Substrate
More informationProcessing and characterization of ferroelectric thin films obtained by pulsed laser deposition
ELECTROCERAMICS IX, Cherbourg, 2004. Symp. D: Pyro, Piezo, Ferroelectrics: B1-P-578 Processing and characterization of ferroelectric thin films obtained by pulsed laser deposition F. Craciun a,*, M. Dinescu
More informationFerroelectric HfO 2 Thin Films
Ferroelectric HfO 2 Thin Films May 12 th, 2015 JACKSON ANDERSON ELECTRICAL AND MICROELECTRONIC ENGINEERING ROCHESTER INSTITUTE OF TECHNOLOGY Outline Introduction Background Project Objectives Experimental
More information6.1. ABSTRACT 6.2. INTRODUCTION
Chapter 6. Low temperature processed 0.7SrBi 2 Ta 2 O 9-0.3Bi 3 TaTiO 9 thin films fabricated on multilayer electrode-barrier structure for high-density ferroelectric memories This chapter presents the
More informationUNIVERSITY OF CALIFORNIA. College of Engineering. Department of Electrical Engineering and Computer Sciences. Professor Ali Javey.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EE 143 Professor Ali Javey Spring 2009 Exam 2 Name: SID: Closed book. One sheet of notes is allowed.
More informationJ. Price, 1,2 Y. Q. An, 1 M. C. Downer 1 1 The university of Texas at Austin, Department of Physics, Austin, TX
Understanding process-dependent oxygen vacancies in thin HfO 2 /SiO 2 stacked-films on Si (100) via competing electron-hole injection dynamic contributions to second harmonic generation. J. Price, 1,2
More informationThe Mechanism of Electropolishing of Nb in Hydrofluoric-Sulfuric Acid (HF+H 2 SO 4 ) Electrolyte
The Mechanism of Electropolishing of Nb in Hydrofluoric-Sulfuric Acid (HF+H 2 SO 4 ) Electrolyte Hui Tian *+, Charles E. Reece +, Michael J. Kelley *+ Applied Science Department, College of William and
More informationHigh-Density, Low-Loss MOS Capacitors for Integrated RF Decoupling *
High-Density, Low-Loss MOS Capacitors for Integrated RF Decoupling * F. Roozeboom, R.J.G. Elfrink, Th.G.S.M. Rijks, J.F.C.M. Verhoeven, A. Kemmeren and J.E.A.M. van den Meerakker Philips Research, Prof.
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are
More informationCorrection of the electric resistivity distribution of Si wafers using selective neutron transmutation doping (SNTD) in MARIA nuclear research reactor
NUKLEONIKA 2012;57(3):363 367 ORIGINAL PAPER Correction of the electric resistivity distribution of Si wafers using selective neutron transmutation doping (SNTD) in MARIA nuclear research reactor Mikołaj
More informationCharge Collection and Capacitance-Voltage analysis in irradiated n-type magnetic Czochralski silicon detectors
Charge Collection and Capacitance-Voltage analysis in irradiated n-type magnetic Czochralski silicon detectors M. K. Petterson, H.F.-W. Sadrozinski, C. Betancourt SCIPP UC Santa Cruz, 1156 High Street,
More informationMara Bruzzi INFN and University of Florence, Italy and SCIPP, UC Santa Cruz, USA
SCIPP 06/16 September 2006 Capacitance-Voltage analysis at different temperatures in heavily irradiated silicon detectors Mara Bruzzi INFN and University of Florence, Italy and SCIPP, UC Santa Cruz, USA
More informationLecture 18. New gas detectors Solid state trackers
Lecture 18 New gas detectors Solid state trackers Time projection Chamber Full 3-D track reconstruction x-y from wires and segmented cathode of MWPC z from drift time de/dx information (extra) Drift over
More informationStable DRIE-patterned SiO 2 /Si 3 N 4 electrets for electret-based vibration energy harvesters
Stable DRIE-patterned SiO 2 /Si 3 N 4 electrets for electret-based vibration energy harvesters S. Boisseau 1,2, A.B. Duret 1, G. Despesse 1, J.J. Chaillout 1, J.S. Danel 1, A. Sylvestre 2 1 CEA, Leti,
More informationPreliminary measurements of charge collection and DLTS analysis of p + /n junction SiC detectors and simulations of Schottky diodes
Preliminary measurements of charge collection and DLTS analysis of p + /n junction SiC detectors and simulations of Schottky diodes F.Moscatelli, A.Scorzoni, A.Poggi, R.Nipoti DIEI and INFN Perugia and
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationDynamics of Macropore Growth in n-type Silicon Investigated by FFT In-Situ Analysis. J. Carstensen, A. Cojocaru, M. Leisner, and H.
1.1149/1.31715 The Electrochemical Society Dynamics of Macropore Growth in n-type Silicon Investigated by FFT In-Situ Analysis J. Carstensen, A. Cojocaru, M. Leisner, and H. Föll Institute for Materials
More informationAn Improved Junction Termination Design Using Deep Trenches for Superjunction Power Devices
An Improved Junction Termination Design Using Deep Trenches for Superjunction Power Devices Sylvain Noblecourt, Frédéric Morancho, Karine Isoird, Patrick Austin Université de Toulouse; CNRS-LAAS Toulouse,
More informationMulticolor Graphene Nanoribbon/Semiconductor Nanowire. Heterojunction Light-Emitting Diodes
Multicolor Graphene Nanoribbon/Semiconductor Nanowire Heterojunction Light-Emitting Diodes Yu Ye, a Lin Gan, b Lun Dai, *a Hu Meng, a Feng Wei, a Yu Dai, a Zujin Shi, b Bin Yu, a Xuefeng Guo, b and Guogang
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationLow Frequency Noise in MoS 2 Negative Capacitance Field-effect Transistor
Low Frequency Noise in MoS Negative Capacitance Field-effect Transistor Sami Alghamdi, Mengwei Si, Lingming Yang, and Peide D. Ye* School of Electrical and Computer Engineering Purdue University West Lafayette,
More informationTraps in MOCVD n-gan Studied by Deep Level Transient Spectroscopy and Minority Carrier Transient Spectroscopy
Traps in MOCVD n-gan Studied by Deep Level Transient Spectroscopy and Minority Carrier Transient Spectroscopy Yutaka Tokuda Department of Electrical and Electronics Engineering, Aichi Institute of Technology,
More informationIon Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages:
Ion Implantation alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages: mass separation allows wide varies of dopants dose control: diffusion
More informationAtmospheric pressure Plasma Enhanced CVD for large area deposition of TiO 2-x electron transport layers for PV. Heather M. Yates
Atmospheric pressure Plasma Enhanced CVD for large area deposition of TiO 2-x electron transport layers for PV Heather M. Yates Why the interest? Perovskite solar cells have shown considerable promise
More informationSelf-study problems and questions Processing and Device Technology, FFF110/FYSD13
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
More informationSUPPLEMENTARY INFORMATION
doi:10.1038/nature17653 Supplementary Methods Electronic transport mechanism in H-SNO In pristine RNO, pronounced electron-phonon interaction results in polaron formation that dominates the electronic
More informationCharacteristics and Definitions Used for Film Capacitors
Characteristics and Definitions Used for Film Capacitors COMMON FILM DIELECTRICS USED IN FILM CAPACITORS PRODUCTS PARAMETER DIELECTRIC (1) UNIT Dielectric constant 1 khz 3.3 3 3. - Dissipation factor 1
More informationLAYOUT TECHNIQUES. Dr. Ivan Grech
LAYOUT TECHNIQUES OUTLINE Transistor Layout Resistor Layout Capacitor Layout Floor planning Mixed A/D Layout Automatic Analog Layout Layout Techniques Main Layers in a typical Double-Poly, Double-Metal
More informationNormally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development
Center for High Performance Power Electronics Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development Dr. Wu Lu (614-292-3462, lu.173@osu.edu) Dr. Siddharth Rajan
More informationDEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD
Chapter 4 DEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD 4.1 INTRODUCTION Sputter deposition process is another old technique being used in modern semiconductor industries. Sputtering
More informationSuperconducting Ti/TiN thin films for mm wave absorption
Superconducting /N thin films for mm wave absorption A.Aliane 1, M. Solana 2, V. Goudon 1, C. Vialle 1, S. Pocas 1, E. Baghe 1, L. Carle 1, W. Rabaud 1, L. Saminadayar 2, L. Dussopt 1, P.Agnese 1, N. Lio
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE15 Spring 28 Lecture
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationThe Intrinsic Silicon
The Intrinsic ilicon Thermally generated electrons and holes Carrier concentration p i =n i ni=1.45x10 10 cm-3 @ room temp Generally: n i = 3.1X10 16 T 3/2 e -1.21/2KT cm -3 T= temperature in K o (egrees
More informationFundamentals of ANALOG TO DIGITAL CONVERTERS: Part I.3. Technology
Fundamentals of ANALOG TO DIGITAL CONVERTERS: Part I.3 Technology January 019 Texas A&M University 1 Spring, 019 Well-Diffusion Resistor Example shows two long resistors for K range Alternatively, serpentine
More informationQuiz #1 Practice Problem Set
Name: Student Number: ELEC 3908 Physical Electronics Quiz #1 Practice Problem Set? Minutes January 22, 2016 - No aids except a non-programmable calculator - All questions must be answered - All questions
More informationECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000
Your Name: ECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000 1. Review questions a) Illustrate the generation of a photocurrent in a p-n diode by drawing an energy band diagram. Indicate
More informationMicrowave Absorption by Light-induced Free Carriers in Silicon
Microwave Asorption y Light-induced Free Carriers in Silicon T. Sameshima and T. Haa Tokyo University of Agriculture and Technology, Koganei, Tokyo 184-8588, Japan E-mail address: tsamesim@cc.tuat.ac.jp
More information