THE EXTRAORDINARY electrical and mechanical properties
|
|
- Posy Garrison
- 5 years ago
- Views:
Transcription
1 16 IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 11, NO. 1, JANUARY 2012 Localized Growth of Carbon Nanotubes on CMOS Substrate at Room Temperature Using Maskless Post-CMOS Processing Ying Zhou, Jason Lee Johnson, Ant Ural, and Huikai Xie Abstract Carbon nanotubes (CNTs) have been successfully synthesized on foundry CMOS substrate using maskless post- CMOS surface micromachining and localized heating techniques. The integrated heater is directly made of gate polysilicon and suspended over a micromachined cavity for thermal isolation. The synthesized CNTs are connected to CMOS interconnect metal layers without the need of any metal deposition. It is experimentally verified that the electrical properties of the neighboring CMOS transistors are unchanged after CNT growth. Index Terms Carbon nanotubes (CNTs), CMOS, monolithic integration, nanotechnology. I. INTRODUCTION THE EXTRAORDINARY electrical and mechanical properties of carbon nanotubes (CNTs) make them attractive for beyond-cmos technology scaling and high-sensitivity chemical and biological sensors [1] [3]. A complete system with CNTs and microelectronic circuitry (e.g., CMOS) integrated on a single chip is further desirable to fully utilize the potential of CNTs for emerging nanotechnology applications, such as smart gas sensing [4], since CMOS circuits provide advanced system control and powerful on-chip signal processing. This monolithic integration requires not only high-quality CNTs but also a robust fabrication process that is simple and compatible with mainstream foundry CMOS processes. Such CMOScompatible integration process up till now remains a challenge, mainly due to the temperature and material limitations of CMOS technology [5], [6]. Thermal chemical vapor deposition (CVD) has been widely used to synthesize CNTs [7] [9]. For example, Tseng et al. demonstrated integration of CNTs with the NMOS circuit in CVD furnace at 875 C [10]. However, the high synthesis temperature (typically C) would melt aluminum interconnect layers and deteriorate the on-chip transistors. For example, Ghavanini et al. reported that one PMOS transistor lost the function after the 610 C thermal CVD growth [5]. One possible solution is to grow CNTs at high temperature first and then transfer them to another substrate at low temperature [11] [14], but the process complexity and alignment Manuscript received May 10, 2009; accepted date November 7, Date of publication December 15, 2009; date of current version January 11, This work was supported by Nanoholdings, LLC, USA. The review of this paper was arranged by Associate Editor S. Krishna. The authors are with the Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL USA ( yzhou@ufl.edu; jason.l.johnson@ufl.edu; antural@ece.ufl.edu; hkxie@ece.ufl.edu). Color versions of one or more of the figures in this paper are available online at Digital Object Identifier /TNANO accuracy are still concerns. Some other attempts were made to reduce the growth temperature to as low as 120 C using various CVD methods [15], [16]. However, both the quality and yield of the CNTs decrease with reduced growth temperature. Localized synthesis based on microheater resistive heating, first shown by Englander et al. [17], offers a solution that provides high temperature at predefined regions for optimal CNT growth, leaving the rest of the area at low temperature. Although localized CNT growth on various microelectromechanical systems (MEMS) structures has been demonstrated [17] [19], the devices typically have large sizes and their fabrication processes are not fully compatible with foundry CMOS processes. On-chip CNT growth using CMOS microhotplates was later demonstrated by Haque et al. [20], but this approach is limited to SOI CMOS substrates and requires a complex backside bulk micromachining process. Moreover, the utilization of a refractory metal (e.g., tungsten) as interconnect metal is limited in foundry CMOS especially for mixed-signal CMOS processes. In this paper, we report a simple and scalable post-cmos CNT integration approach that is fully compatible with commercial foundry CMOS processes. CNTs are synthesized selectively on polysilicon microheaters embedded aside CMOS circuits using maskless post-cmos surface micromachining and localized heating techniques. There is no need of any photomasks or shadow masks or metal deposition for achieving the localized growth and the CNT-polysilicon electrical contact. Successful monolithic integration of CNTs and CMOS is demonstrated and it is verified that the electrical properties of the neighboring CMOS transistors are unchanged after CNT growth. This work opens up the possibility of integrating CNTs and commercial foundry CMOS circuits for emerging hybrid nanoelectronics applications. II. CNT-CMOS INTEGRATION TECHNIQUE The basic idea of this monolithic integration approach is to use post-cmos MEMS fabrication to form microcavities for thermal isolation and to use gate polysilicon as heaters for localized heating as well as CNT interconnect. The concept is illustrated in Fig. 1(a), which shows the cross-sectional view of a device. The microheaters, made of gate polysilicon, are suspended in a microcavity on a CMOS substrate. The microcavity is created using a maskless post-cmos microfabrication process. The required etching masks are already formed by the CMOS interconnect layers during foundry CMOS fabrication. The top view of a microheater design is shown in Fig. 1(b). There X/$ IEEE
2 ZHOU et al.: LOCALIZED GROWTH OF CARBON NANOTUBES ON CMOS SUBSTRATE AT ROOM TEMPERATURE 17 Fig. 1. (a) Schematic diagram of the device cross section. (b) Schematic 3-D microheater showing the local synthesis from the hotspot and self-assembly on the cold landing wall under the local electric field. are two polysilicon bridges: one for generating high temperature to grow CNTs and the other for CNT landing. Note that there will be an electric field between the two bridges during CNT growth. The CNT synthesis is activated by localized heating. CNTs will start to grow from the hotspot (i.e., the middle of the hot bridge) and will eventually reach the cold bridge under the influence of the local electric field. The electric field helps the nanotubes to align [8] and facilitates them to bridge over. Since both the microheater bridge and the cold bridge are made of the gate polysilicon layer and they are interconnected with the metal layers in foundry CMOS process, the synthesized CNTs can be electrically connected to CMOS circuits on the same chip without the need of any clamping or connection steps. III. FABRICATION PROCESS The CMOS chips used in this work were fabricated through MOSIS using the commercial AMI 0.5 μm three-metal CMOS process [21]. The sizes of the investigated NMOS and PMOS transistors are W n /L n = 3.6 μm/0.6 μm and W p /L p = 7.2 μm/0.6 μm, respectively. The gate oxide thickness is 13.5 nm. The cross-sectional view of the maskless post- CMOS process flow used to create the polysilicon microheaters is shown in Fig. 2. The process starts with reactive ion etching (RIE) of silicon dioxide and uses metal-1 and metal-3 layers of the CMOS substrate as etching masks to protect the CMOS circuit area [see Fig. 2(b)]. The etch chemistry used in this step is a mixture of CHF 3 and O 2. All the required etching mask patterns are formed in the CMOS foundry processing. Next, the exposed metal (i.e., aluminum) is etched by RIE [see Fig. 2(c)], using BCl 3, Cl 2 and Ar. Then an anisotropic deep-reactive-ion etching (DRIE) of silicon is performed [see Fig. 2(d)] with SF 6 Fig. 2. Fabrication process flow. (a) CMOS chip from foundry. (b) SiO 2 -dry etch. (c) Al etch. (d) Anisotropic Si-dry etch. (e) Isotropic Si-dry etch and heater release. (f) SiO 2 wet etch. and C 4 F 8 as the etching and passivation gas, respectively, to create a roughly 6 μm-deep trench around the heater. Next, an isotropic silicon etching using only SF 6 is performed to undercut the silicon under microheaters [see Fig. 2(e)], resulting in suspended microheaters in microcavities. Finally, the thin SiO 2 isolation layer surrounding the microheaters is etched away by a 6:1 buffered oxide etchant at room temperature for 5 min to expose polysilicon for electrical contact with CNTs [see Fig. 2(f)]. After the microheaters are released, the chip is wire bonded to a DIP package and coated with an alumina supported Fe/Mo catalyst [8] by drop-drying on the surface. The whole package is then placed into a quartz flow chamber equipped with electrical feed-throughs. The package is connected to a power supply using clamps. The on-chip microheater is turned on by applying an appropriate voltage (in the range of 2 3 V), which also introduces a local electric field of about V/μm. The CNT synthesis is carried out using 1000-sccm CH 4, 15-sccm C 2 H 4, and 500-sccm H 2 for 15 min. The chamber stays at room temperature all the time. IV. MICROHEATER DESIGN The microheater design is critical for successful nanotube growth. The temperature needs to reach at least as high as 800 C for single-walled nanotube growth, and drop quickly to avoid damaging the surrounding CMOS circuits. Therefore, structural stiffness, thermal isolation, and thermal stresses must be well balanced when designing the microheater structures. The polysilicon layer is thin and its thickness varies with different foundry CMOS processes. For the AMI 0.5 μm CMOS process [21] used in this work, the polysilicon thickness is 0.35 μm. A typical heater design is shown in Fig. 3(a), which
3 18 IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 11, NO. 1, JANUARY 2012 Fig. 3. (a) Typical heater design with stripe-shaped resistor. (b) Simulated temperature distribution along the surface of the microheater at an applied voltage of 2.5 V through the pads. The area of polysilicon microheater is 3 μm 3 μm, and a thickness of 0.35 μm is chosen according to the CMOS foundry process. (Inset) SEM image of a microheater after CNT growth. (c) Line plot of the temperature along the heater [line AA in (b)]. (d) and (e) 3-D microheater configurations with parallel cold bridge and sharp tip as landing wall, respectively. Fig. 4. (a) CMOS chip photograph (1.5 mm 1.5 mm) after foundry process. (b) CMOS chip photograph after post-cmos process (before final DRIE step). (c) Close-up optical image of one microheater and nearby circuit. CMOS circuit area, although visible, is protected under silicon dioxide layer. Only the microheater and cold wall within the microcavity are exposed to synthesis gases. Polysilicon heater and metal wire are connected by vias. (d) and (e) Close-up SEM images of two microheaters. Fig. 5. Localized synthesis of carbon nanotubes grown from the 3 μm 3 μm microheater, suspended across the trench and connecting to the polysilicon tip. Fig. 6. I V characteristics of the as-grown CNTs. The I V curve is measured between two polysilicon microstructures contacting the nanotubes.
4 ZHOU et al.: LOCALIZED GROWTH OF CARBON NANOTUBES ON CMOS SUBSTRATE AT ROOM TEMPERATURE 19 Fig. 7. DC electrical characteristics of single transistors before and after carbon nanotube growth. (a) Drain current (I ds ) versus grain voltage (V ds ) for NMOS transistors under seven different gate voltages. (b) Drain current (I ds ) versus grain voltage (V ds ) for PMOS transistors under seven different gate voltages. is basically a polysilicon resistor. The smallest heating unit investigated is 3 μm long and 3 μm wide, considering the current density limitation of the polysilicon resistors. Electrothermal simulation in a multiphysics FEM tool, COMSOL [22], has been used to optimize the microheater design. The simulation result is shown in Fig. 3(b) and (c), where a polysilicon sheet resistance of 30 Ω/ is assumed and all other material properties are chosen according to the employed foundry process [21]. For the simulation, the radiation and convection heat losses are neglected. The bottom surface of the substrate is assumed to remain at room temperature. Fig. 3(b) shows the temperature distribution when a 2.5 V actuation voltage is applied to the heater, which shows a good agreement with the growth pattern [see Fig. 3(b), inset]. Fig. 3(c) is a line plot of the temperature along the heater. It clearly shows the ideal condition for CNT-CMOS integration: a very small, localized high-temperature region for CNT synthesis, and a rapid temperature decrease toward the substrate. Furthermore, several heater designs with different lengths and widths have been investigated to exploit the geometry limitations. The cold wall for CNT landing is designed in two ways. One is a parallel bridge to form a uniform E-field, and the other is a sharp tip to form a converged E-field, as shown in Fig. 3(d) and (e), respectively. The gap between the two polysilicon bridges is typically 3 6 μm in order to obtain the proper E-field and facilitate the CNT landing. V. FABRICATED DEVICES AND TEST RESULTS Optical microscope images of a CMOS chip before and after post-cmos processing are shown in Fig. 4(a) and (b), respectively. The total chip area is 1.5 mm 1.5 mm, including test circuits and 13 embedded microheaters. SEMs of two microheaters are shown in Fig. 4(d) and (e), with resistances of 97 and 117 Ω, respectively. At about 2.5 V, red glowing was observed for the design in Fig. 4(e). This voltage was also used for the CNT growth. Fig. 5 shows SEM images of a device with successful CNT growth, where individual suspended carbon nanotubes were grown from the 3 μm 3 μm microheater shown in Fig. 4(e) and landed on the near polysilicon tip. The overall resistance of the CNTs was measured between the microheater and the cold polysilicon wall at room temperature and at atmosphere, as shown in Fig. 6. The typical resistances of in situ synthesized CNTs were in the range of several megaohm. This resistance value measured is mainly due to the contact resistance between the CNTs and polysilicon. The native oxide on the microheater surface or the alumina particles in the catalyst might be some of the reasons for the high contact resistance and future investigations are required to characterize the electrical properties of this contact in detail. Use of a different type of catalyst or low temperature annealing after nanotube growth could improve the contact resistance. After successful synthesis of carbon nanotubes, we also evaluated the influence of the localized heating on nearby CMOS circuits. The spacings between the microheaters and circuits vary from 36 to 60 μm, respectively. Simple circuits, such as inverters, were tested and it was verified that they were working properly after CNT growth. More accurate electrical characterizations were performed at the transistor level. The drain current versus drain-source voltage (I ds V ds ) was measured for both NMOS and PMOS transistors before and after CNT synthesis using a Keithley 4200 semiconductor characterization system. Fig. 7 shows the dc electrical characteristics of individual transistors showing no considerable change after CNT growth, demonstrating the CMOS compatibility of this integration approach. VI. CONCLUSION In conclusion, a monolithic CNT-CMOS integration approach has been proposed and experimentally verified. This approach utilizes localized heating to simultaneously achieve high temperature required for CNT growth and low temperature for CMOS circuit protection on the same chip. The fabrication is based on maskless post-cmos processing. CNT-CMOS interconnect is realized without the need of any photolithography or metal deposition. The fabrication is fully compatible with commercial CMOS foundry processes. CNTs have been successfully grown on specific locations determined by local
5 20 IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 11, NO. 1, JANUARY 2012 temperature and electric field distributions, without deteriorating neighboring CMOS circuits. This simple, low-cost and scalable integration method is promising for making various nanodevices and integrated micro/nanosystems. ACKNOWLEDGMENT The authors would like to thank Y. Yang, K. Jia, and L. Wu for their helpful assistance. REFERENCES [1] P. Avouris, Z. Chen, and V. Perebeinos, Carbon-based electronics, Nat. Nanotechnol., vol. 2, pp , [2] P. Qi, O. Vermesh, M. Grecu, A. Javey, Q. Wang, H. Dai, S. Peng, and K. J. Cho, Toward large arrays of multiplex functionalized carbon nanotube sensors for highly sensitive and selective molecular detection, Nano Lett., vol. 3, pp , [3] H. Dai, Carbon nanotubes: Synthesis, integration, and properties, Acc. Chem. Res., vol. 35, pp , [4] W.-Y. Chung, J.-W. Lim, D.-D. Lee, N. Miura, and N. Yamazoe, Thermal and gas-sensing properties of planar-type micro gas sensor, Sens. Actuators B, vol. 64, pp , [5] F. A. Ghavanini, H. L. Poche, J. Berg, A. M. Saleem, M. S. Kabir, P. Lundgren, and P. Enoksson, Compatibility assessment of CVD growth of carbon nanofibers on bulk CMOS devices, Nano Lett.,vol.8,pp , [6] G. K. Fedder, CMOS-based sensors, in Proc. 5th Int. Conf. Sens. (IEEE- Sens.), Irvine, CA, 2005, p. 4. [7] C. L. Cheung, A. Kurtz, H. Park, and C. M. Lieber, Diameter-controlled synthesis of carbon nanotubes, J. Phys. Chem. B, vol. 106, pp , [8] A. Ural, Y. Li, and H. Dai, Electric-field-aligned growth of single-walled carbon nanotubes on surfaces, Appl. Phys. Lett., vol.81,pp , [9] Y. Choi, J. Sippel-Oakley, and A. Ural, Single-walled carbon nanotube growth from ion implanted Fe catalyst, Appl. Phys. Lett., vol. 89, p , [10] Y.-C. Tseng, P. Xuan, A. Javey, R. Malloy, Q. Wang, J. Bokor, and H. Dai, Monolithic integration of carbon nanotube devices with silicon MOS technology, Nano Lett., vol. 4, pp , [11] T. Junno, K. Deppert, L. Montelius, and L. Samuelson, Controlled manipulation of nanoparticles with an atomic force microscope, Appl. Phys. Lett., vol. 66, pp , [12] T. A. El-Aguizy, J.-h. Jeong, Y.-B. Jeon, W. Z. Li, Z. F. Ren, and S.-G. Kim, Transplanting carbon nanotubes, Appl. Phys. Lett., vol. 85, [13] G. F. Close, S. Yasuda, B. Paul, S. Fujita, and H.-S. P. Wong, A 1 GHz integrated circuit with carbon nanotube interconnects and silicon transistors, Nano Lett., vol. 8, pp , [14] K. Ryu, A. Badmaev, C. Wang, A. Lin, N. Patil, L. Gomez, A. Kumar, S. Mitra, H.-S. P. Wong, and C. Zhou, CMOS-analogous wafer-scale nanotube-on-insulator approach for submicrometer devices and integrated circuits using aligned nanotubes, Nano Lett., vol. 9, pp , [15] S. Hofmann, B. Kleinsorge, C. Ducati, A. C. Ferrari, and J. Robertson, Low-temperature plasma enhanced chemical vapour deposition of carbon nanotubes, Diamond Relat. Mater., vol. 13, pp , [16] H. E. Unalan and M. Chhowalla, Investigation of single-walled carbon nanotube growth parameters using alcohol catalytic chemical vapour deposition, Nanotechnology,vol.16, pp ,2005. [17] O. Englander, D. Christensen, and L. Lin, Local synthesis of silicon nanowires and carbon nanotubes on microbridges, Appl. Phys. Lett., vol. 82, pp , [18] Y. Zhou, J. Johnson, L. Wu, S. Maley, A. Ural, and H. Xie, Design and fabrication of microheaters for localized carbon nanotube growth, in Proc. 8th IEEE Conf. Nanotechnol., Dallas, TX, 2008, pp [19] S. Dittmer, O. A. Nerushev, and E. E. B. Campbell, Low ambient temperature CVD growth of carbon nanotubes, Appl. Phys. A, vol. 84, pp , [20] M. S. Haque, K. B. K. Teo, N. L. Rupensinghe, S. Z. Ali, I. Haneef, S. Maeng, J. Park, F. Udrea, and W. I. Milne, On-chip deposition of carbon nanotubes using CMOS microhotplates, Nanotechnology,vol.19, p , [21] AMI Semiconductor 0.50 μm C5 Process. (2008). [Online]. Available: [22] COMSOL. (2008). [Online]. Available Authors photographs and biographies not available at the time of publication.
Design and Fabrication of Microheaters for Localized Carbon Nanotube Growth
Design and Fabrication of Microheaters for Localized Carbon Nanotube Growth Y. Zhou 1, J. Johnson 1, L. Wu 1, S. Maley 2, A. Ural 1, and H. Xie 1 1 Department of Electrical and Computer Engineering, University
More informationMicro Chemical Vapor Deposition System: Design and Verification
Micro Chemical Vapor Deposition System: Design and Verification Q. Zhou and L. Lin Berkeley Sensor and Actuator Center, Department of Mechanical Engineering, University of California, Berkeley 2009 IEEE
More informationGHZ ELECTRICAL PROPERTIES OF CARBON NANOTUBES ON SILICON DIOXIDE MICRO BRIDGES
GHZ ELECTRICAL PROPERTIES OF CARBON NANOTUBES ON SILICON DIOXIDE MICRO BRIDGES SHENG F. YEN 1, HAROON LAIS 1, ZHEN YU 1, SHENGDONG LI 1, WILLIAM C. TANG 1,2, AND PETER J. BURKE 1,2 1 Electrical Engineering
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationnmos IC Design Report Module: EEE 112
nmos IC Design Report Author: 1302509 Zhao Ruimin Module: EEE 112 Lecturer: Date: Dr.Zhao Ce Zhou June/5/2015 Abstract This lab intended to train the experimental skills of the layout designing of the
More informationThere's Plenty of Room at the Bottom
There's Plenty of Room at the Bottom 12/29/1959 Feynman asked why not put the entire Encyclopedia Britannica (24 volumes) on a pin head (requires atomic scale recording). He proposed to use electron microscope
More informationSelf-study problems and questions Processing and Device Technology, FFF110/FYSD13
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
More informationLecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen
Lecture 150 Basic IC Processes (10/10/01) Page 1501 LECTURE 150 BASIC IC PROCESSES (READING: TextSec. 2.2) INTRODUCTION Objective The objective of this presentation is: 1.) Introduce the fabrication of
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading:
More informationGold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications
Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications D. Tsoukalas, S. Kolliopoulou, P. Dimitrakis, P. Normand Institute of Microelectronics, NCSR Demokritos, Athens, Greece S. Paul,
More informationSupporting Information. Fast Synthesis of High-Performance Graphene by Rapid Thermal Chemical Vapor Deposition
1 Supporting Information Fast Synthesis of High-Performance Graphene by Rapid Thermal Chemical Vapor Deposition Jaechul Ryu, 1,2, Youngsoo Kim, 4, Dongkwan Won, 1 Nayoung Kim, 1 Jin Sung Park, 1 Eun-Kyu
More information4FNJDPOEVDUPS 'BCSJDBUJPO &UDI
2010.5.4 1 Major Fabrication Steps in CMOS Process Flow UV light oxygen Silicon dioxide Silicon substrate Oxidation (Field oxide) photoresist Photoresist Coating Mask exposed photoresist Mask-Wafer Exposed
More informationSUPPLEMENTARY NOTES Supplementary Note 1: Fabrication of Scanning Thermal Microscopy Probes
SUPPLEMENTARY NOTES Supplementary Note 1: Fabrication of Scanning Thermal Microscopy Probes Fabrication of the scanning thermal microscopy (SThM) probes is summarized in Supplementary Fig. 1 and proceeds
More informationGas Sensors Based on Multiwall Carbon Nanotubes Decorated with. Different Metal Oxides Nanoparticles.
Gas Sensors Based on Multiwall Carbon Nanotubes Decorated with Different Metal Oxides Nanoparticles. A. Abbaspourrad, C. Verissimo, R.V. Gelamo, M. M. da Silva, A. R. Vaz, F. P. M. Rouxinol, O. L. Alves,
More informationA new method of growing graphene on Cu by hydrogen etching
A new method of growing graphene on Cu by hydrogen etching Linjie zhan version 6, 2015.05.12--2015.05.24 CVD graphene Hydrogen etching Anisotropic Copper-catalyzed Highly anisotropic hydrogen etching method
More informationSupplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently,
Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently, suggesting that the results is reproducible. Supplementary Figure
More informationFabrication Methods: Chapter 4. Often two methods are typical. Top Down Bottom up. Begins with atoms or molecules. Begins with bulk materials
Fabrication Methods: Chapter 4 Often two methods are typical Top Down Bottom up Begins with bulk materials Begins with atoms or molecules Reduced in size to nano By thermal, physical Chemical, electrochemical
More informationCarbon Nanotube Thin-Films & Nanoparticle Assembly
Nanodevices using Nanomaterials : Carbon Nanotube Thin-Films & Nanoparticle Assembly Seung-Beck Lee Division of Electronics and Computer Engineering & Department of Nanotechnology, Hanyang University,
More informationSupporting Information
Supporting Information Assembly and Densification of Nanowire Arrays via Shrinkage Jaehoon Bang, Jonghyun Choi, Fan Xia, Sun Sang Kwon, Ali Ashraf, Won Il Park, and SungWoo Nam*,, Department of Mechanical
More informationIntroduction to Photolithography
http://www.ichaus.de/news/72 Introduction to Photolithography Photolithography The following slides present an outline of the process by which integrated circuits are made, of which photolithography is
More informationEE 5211 Analog Integrated Circuit Design. Hua Tang Fall 2012
EE 5211 Analog Integrated Circuit Design Hua Tang Fall 2012 Today s topic: 1. Introduction to Analog IC 2. IC Manufacturing (Chapter 2) Introduction What is Integrated Circuit (IC) vs discrete circuits?
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2007
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 12: Mechanics
More informationDEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD
Chapter 4 DEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD 4.1 INTRODUCTION Sputter deposition process is another old technique being used in modern semiconductor industries. Sputtering
More informationKavli Workshop for Journalists. June 13th, CNF Cleanroom Activities
Kavli Workshop for Journalists June 13th, 2007 CNF Cleanroom Activities Seeing nm-sized Objects with an SEM Lab experience: Scanning Electron Microscopy Equipment: Zeiss Supra 55VP Scanning electron microscopes
More informationCARBON NANOSTRUCTURES SYNTHESIZED THROUGH GRAPHITE ETCHING
CARBON NANOSTRUCTURES SYNTHESIZED THROUGH GRAPHITE ETCHING Q. Yang 1, C. Xiao 1, R. Sammynaiken 2 and A. Hirose 1 1 Plasma Physics Laboratory, University of Saskatchewan, 116 Science Place Saskatoon, SK
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 143 Fall 2008 Exam 1 Professor Ali Javey Answer Key Name: SID: 1337 Closed book. One sheet
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft
ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated
More informationY. C. Lee. Micro-Scale Engineering I Microelectromechanical Systems (MEMS)
Micro-Scale Engineering I Microelectromechanical Systems (MEMS) Y. C. Lee Department of Mechanical Engineering University of Colorado Boulder, CO 80309-0427 leeyc@colorado.edu January 15, 2014 1 Contents
More informationAsymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress
JOURNAL OF APPLIED PHYSICS VOLUME 86, NUMBER 12 15 DECEMBER 1999 Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress C. N. Liao, a)
More informationEE-612: Lecture 22: CMOS Process Steps
EE-612: Lecture 22: CMOS Process Steps Mark Lundstrom Electrical and Computer Engineering Purdue University West Lafayette, IN USA Fall 2006 NCN www.nanohub.org Lundstrom EE-612 F06 1 outline 1) Unit Process
More informationCVD: General considerations.
CVD: General considerations. PVD: Move material from bulk to thin film form. Limited primarily to metals or simple materials. Limited by thermal stability/vapor pressure considerations. Typically requires
More informationManufacture of Nanostructures for Power Electronics Applications
Manufacture of Nanostructures for Power Electronics Applications Brian Hunt and Jon Lai Etamota Corporation 2672 E. Walnut St. Pasadena, CA 91107 APEC, Palm Springs Feb. 23rd, 2010 1 Background Outline
More informationDoping-Free Fabrication of Carbon Nanotube Based Ballistic CMOS Devices and Circuits
Doping-Free Fabrication of Carbon Nanotube Based Ballistic CMOS Devices and Circuits NANO LETTERS 2007 Vol. 7, No. 12 3603-3607 Zhiyong Zhang, Xuelei Liang,*, Sheng Wang, Kun Yao, Youfan Hu, Yuzhen Zhu,
More informationTime-of-Flight Flow Microsensor using Free-Standing Microfilaments
07-Rodrigues-V4 N2-AF 19.08.09 19:41 Page 84 Time-of-Flight Flow Microsensor using Free-Standing Microfilaments Roberto Jacobe Rodrigues 1,2, and Rogério Furlan 3 1 Center of Engineering and Social Sciences,
More informationLithography and Etching
Lithography and Etching Victor Ovchinnikov Chapters 8.1, 8.4, 9, 11 Previous lecture Microdevices Main processes: Thin film deposition Patterning (lithography) Doping Materials: Single crystal (monocrystal)
More informationMicrofabrication for MEMS: Part I
Microfabrication for MEMS: Part I Carol Livermore Massachusetts Institute of Technology * With thanks to Steve Senturia, from whose lecture notes some of these materials are adapted. CL: 6.777J/2.372J
More informationAnalyses of LiNbO 3 wafer surface etched by ECR plasma of CHF 3 & CF 4
1998 DRY PROCESS SYMPOSIUM VI - 3 Analyses of LiNbO 3 wafer surface etched by ECR plasma of CHF 3 & CF 4 Naoki Mitsugi, Kaori Shima, Masumi Ishizuka and Hirotoshi Nagata New Technology Research Laboratories,
More informationSupporting Online Material for
www.sciencemag.org/cgi/content/full/327/5966/662/dc Supporting Online Material for 00-GHz Transistors from Wafer-Scale Epitaxial Graphene Y.-M. Lin,* C. Dimitrakopoulos, K. A. Jenkins, D. B. Farmer, H.-Y.
More informationSupporting Information
Supporting Information Monolithically Integrated Flexible Black Phosphorus Complementary Inverter Circuits Yuanda Liu, and Kah-Wee Ang* Department of Electrical and Computer Engineering National University
More informationElectric-field-directed growth of carbon nanotubes in two dimensions
Electric-field-directed growth of carbon nanotubes in two dimensions Alireza Nojeh a),b) Department of Electrical Engineering, Stanford University, Stanford, California 94305 Ant Ural b),c) Department
More informationGermanium nanowires: from synthesis, surface chemistry, assembly to devices
1 Germanium nanowires: from synthesis, surface chemistry, assembly to devices Dunwei Wang Department of Chemistry, Stanford University In order to continue the ever impressive and successful scaling pace
More informationCarbon nanotube arrays on silicon substrates and their possible application
Physica E 8 (2000) 179 183 www.elsevier.nl/locate/physe Carbon nanotube arrays on silicon substrates and their possible application Shoushan Fan a;, Wenjie Liang a, Haiyan Dang a, Nathan Franklin b, Thomas
More informationDry Etching Zheng Yang ERF 3017, MW 5:15-6:00 pm
Dry Etching Zheng Yang ERF 3017, email: yangzhen@uic.edu, MW 5:15-6:00 pm Page 1 Page 2 Dry Etching Why dry etching? - WE is limited to pattern sizes above 3mm - WE is isotropic causing underetching -
More informationEE382M-14 CMOS Analog Integrated Circuit Design
EE382M-14 CMOS Analog Integrated Circuit Design Lecture 3, MOS Capacitances, Passive Components, and Layout of Analog Integrated Circuits MOS Capacitances Type of MOS transistor capacitors Depletion capacitance
More informationNanostrukturphysik (Nanostructure Physics)
Nanostrukturphysik (Nanostructure Physics) Prof. Yong Lei & Dr. Yang Xu Fachgebiet 3D-Nanostrukturierung, Institut für Physik Contact: yong.lei@tu-ilmenau.de; yang.xu@tu-ilmenau.de Office: Unterpoerlitzer
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objectives Identify at least two
More informationInstitute for Electron Microscopy and Nanoanalysis Graz Centre for Electron Microscopy
Institute for Electron Microscopy and Nanoanalysis Graz Centre for Electron Microscopy Micromechanics Ass.Prof. Priv.-Doz. DI Dr. Harald Plank a,b a Institute of Electron Microscopy and Nanoanalysis, Graz
More informationAnalytical Optimization of High Performance and High Quality Factor MEMS Spiral Inductor
Progress In Electromagnetics Research M, Vol. 34, 171 179, 2014 Analytical Optimization of High Performance and High Quality Factor MEMS Spiral Inductor Parsa Pirouznia * and Bahram Azizollah Ganji Abstract
More informationCAPACITIVE MICRO PRESSURE SENSORS WITH UNDERNEATH READOUT CIRCUIT USING A STANDARD CMOS PROCESS
Journal of the Chinese Institute of Engineers, Vol. 26, No. 2, pp. 237-241 (2003) 237 Short Paper CAPACITIVE MICRO PRESSURE SENSORS WITH UNDERNEATH READOUT CIRCUIT USING A STANDARD CMOS PROCESS Ching-Liang
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2007
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 11: Bulk
More informationRegents of the University of California
Deep Reactive-Ion Etching (DRIE) DRIE Issues: Etch Rate Variance The Bosch process: Inductively-coupled plasma Etch Rate: 1.5-4 μm/min Two main cycles in the etch: Etch cycle (5-15 s): SF 6 (SF x+ ) etches
More informationRecap (so far) Low-Dimensional & Boundary Effects
Recap (so far) Ohm s & Fourier s Laws Mobility & Thermal Conductivity Heat Capacity Wiedemann-Franz Relationship Size Effects and Breakdown of Classical Laws 1 Low-Dimensional & Boundary Effects Energy
More informationEE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #7. Due: Friday, Oct. 24, 2014, 8:00 a.m. in the EE 143 homework box near 140 Cory
Issued: Tuesday, Oct. 14, 2014 PROBLEM SET #7 Due: Friday, Oct. 24, 2014, 8:00 a.m. in the EE 143 homework box near 140 Cory Electroplating 1. Suppose you want to fabricate MEMS clamped-clamped beam structures
More informationFigure 1: Graphene release, transfer and stacking processes. The graphene stacking began with CVD
Supplementary figure 1 Graphene Growth and Transfer Graphene PMMA FeCl 3 DI water Copper foil CVD growth Back side etch PMMA coating Copper etch in 0.25M FeCl 3 DI water rinse 1 st transfer DI water 1:10
More informationSimulation of a Micro-Scale Out-of-plane Compliant Mechanism
Simulation of a Micro-Scale Out-of-plane Compliant Mechanism by Arpys Arevalo PhD Candidate in Electrical Engineering Computer, Electrical and Mathematical Sciences and Engineering (CEMSE) King Abdullah
More informationLarge Scale Direct Synthesis of Graphene on Sapphire and Transfer-free Device Fabrication
Supplementary Information Large Scale Direct Synthesis of Graphene on Sapphire and Transfer-free Device Fabrication Hyun Jae Song a, Minhyeok Son a, Chibeom Park a, Hyunseob Lim a, Mark P. Levendorf b,
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More information20 MHz Free-Free Beam Microelectromechanical Filter with High Quality Factor
20 MHz Free-Free Beam Microelectromechanical Filter with High Quality Factor Group 4 Yang Lu 1, Tianfeng Lu 1, Han Wang 2, Zichen Tang 2 1 Department of Material Science and Engineering 2 Department of
More informationEE 527 MICROFABRICATION. Lecture 25 Tai-Chang Chen University of Washington
EE 527 MICROFABRICATION Lecture 25 Tai-Chang Chen University of Washington ION MILLING SYSTEM Kaufmann source Use e-beam to strike plasma A magnetic field applied to increase ion density Drawback Low etch
More informationEtching Issues - Anisotropy. Dry Etching. Dry Etching Overview. Etching Issues - Selectivity
Etching Issues - Anisotropy Dry Etching Dr. Bruce K. Gale Fundamentals of Micromachining BIOEN 6421 EL EN 5221 and 6221 ME EN 5960 and 6960 Isotropic etchants etch at the same rate in every direction mask
More informationEtching Capabilities at Harvard CNS. March 2008
Etching Capabilities at Harvard CNS March 2008 CNS: A shared use facility for the Harvard Community and New England CNS Provides technical support, equipment and staff. Explicitly multi-disciplinary w/
More informationE SC 412 Nanotechnology: Materials, Infrastructure, and Safety Wook Jun Nam
E SC 412 Nanotechnology: Materials, Infrastructure, and Safety Wook Jun Nam Lecture 10 Outline 1. Wet Etching/Vapor Phase Etching 2. Dry Etching DC/RF Plasma Plasma Reactors Materials/Gases Etching Parameters
More informationMODELING OF T-SHAPED MICROCANTILEVER RESONATORS. Margarita Narducci, Eduard Figueras, Isabel Gràcia, Luis Fonseca, Joaquin Santander, Carles Cané
Stresa, Italy, 5-7 April 007 MODELING OF T-SHAPED MICROCANTILEVER RESONATORS Margarita Narducci, Eduard Figueras, Isabel Gràcia, Luis Fonseca, Joaquin Santander, Carles Centro Nacional de Microelectrónica
More informationSimulation and Optimization of an In-plane Thermal Conductivity Measurement Structure for Silicon Nanostructures
32nd International Thermal Conductivity Conference 20th International Thermal Expansion Symposium April 27 May 1, 2014 Purdue University, West Lafayette, Indiana, USA Simulation and Optimization of an
More informationWafer-scale fabrication of graphene
Wafer-scale fabrication of graphene Sten Vollebregt, MSc Delft University of Technology, Delft Institute of Mircosystems and Nanotechnology Delft University of Technology Challenge the future Delft University
More informationIntroduction to Nanotechnology Chapter 5 Carbon Nanostructures Lecture 1
Introduction to Nanotechnology Chapter 5 Carbon Nanostructures Lecture 1 ChiiDong Chen Institute of Physics, Academia Sinica chiidong@phys.sinica.edu.tw 02 27896766 Section 5.2.1 Nature of the Carbon Bond
More informationDirect Measurement of Adhesion Energy of Monolayer Graphene As-Grown. on Copper and Its Application to Renewable Transfer Process
SUPPORTING INFORMATION Direct Measurement of Adhesion Energy of Monolayer Graphene As-Grown on Copper and Its Application to Renewable Transfer Process Taeshik Yoon 1, Woo Cheol Shin 2, Taek Yong Kim 2,
More informationCarbon Nanotube Synaptic Transistor Network for. Pattern Recognition. Supporting Information for
Supporting Information for Carbon Nanotube Synaptic Transistor Network for Pattern Recognition Sungho Kim 1, Jinsu Yoon 2, Hee-Dong Kim 1 & Sung-Jin Choi 2,* 1 Department of Electrical Engineering, Sejong
More informationOptimizing micromechanical force detectors for measuring. magnetization at high magnetic fields
Abstract Optimizing micromechanical force detectors for measuring magnetization at high magnetic fields Jeremy Paster University of Florida July 30, 2008 MEMS devices prove to be advantageous in magnetometry.
More informationA HYDROGEN SENSITIVE Pd/GaN SCHOTTKY DIODE SENSOR
Journal of Physical Science, Vol. 17(2), 161 167, 2006 161 A HYDROGEN SENSITIVE Pd/GaN SCHOTTKY DIODE SENSOR A.Y. Hudeish 1,2* and A. Abdul Aziz 1 1 School of Physics, Universiti Sains Malaysia, 11800
More informationSection 3: Etching. Jaeger Chapter 2 Reader
Section 3: Etching Jaeger Chapter 2 Reader Etch rate Etch Process - Figures of Merit Etch rate uniformity Selectivity Anisotropy d m Bias and anisotropy etching mask h f substrate d f d m substrate d f
More informationA Novel Approach to the Layer Number-Controlled and Grain Size- Controlled Growth of High Quality Graphene for Nanoelectronics
Supporting Information A Novel Approach to the Layer Number-Controlled and Grain Size- Controlled Growth of High Quality Graphene for Nanoelectronics Tej B. Limbu 1,2, Jean C. Hernández 3, Frank Mendoza
More informationCarbon Nanotubes for Interconnect Applications Franz Kreupl, Andrew P. Graham, Maik Liebau, Georg S. Duesberg, Robert Seidel, Eugen Unger
Carbon Nanotubes for Interconnect Applications Franz Kreupl, Andrew P. Graham, Maik Liebau, Georg S. Duesberg, Robert Seidel, Eugen Unger Infineon Technologies Corporate Research Munich, Germany Outline
More informationTemperature Dependent Current-voltage Characteristics of P- type Crystalline Silicon Solar Cells Fabricated Using Screenprinting
Temperature Dependent Current-voltage Characteristics of P- type Crystalline Silicon Solar Cells Fabricated Using Screenprinting Process Hyun-Jin Song, Won-Ki Lee, Chel-Jong Choi* School of Semiconductor
More informationMulticolor Graphene Nanoribbon/Semiconductor Nanowire. Heterojunction Light-Emitting Diodes
Multicolor Graphene Nanoribbon/Semiconductor Nanowire Heterojunction Light-Emitting Diodes Yu Ye, a Lin Gan, b Lun Dai, *a Hu Meng, a Feng Wei, a Yu Dai, a Zujin Shi, b Bin Yu, a Xuefeng Guo, b and Guogang
More informationThe goal of this project is to enhance the power density and lowtemperature efficiency of solid oxide fuel cells (SOFC) manufactured by atomic layer
Stanford University Michael Shandalov1, Shriram Ramanathan2, Changhyun Ko2 and Paul McIntyre1 1Department of Materials Science and Engineering, Stanford University 2Division of Engineering and Applied
More informationDESIGN AND FABRICATION OF THE MICRO- ACCELEROMETER USING PIEZOELECTRIC THIN FILMS
DESIGN AND FABRICATION OF THE MICRO- ACCELEROMETER USING PIEZOELECTRIC THIN FILMS JYH-CHENG YU and FU-HSIN LAI Department of Mechanical Engineering National Taiwan University of Science and Technology
More informationSUPPLEMENTARY FIGURES
SUPPLEMENTARY FIGURES a b c Supplementary Figure 1 Fabrication of the near-field radiative heat transfer device. a, Main fabrication steps for the bottom Si substrate. b, Main fabrication steps for the
More informationSUPPLEMENTARY INFORMATION
SUPPLEMENTARY INFORMATION Facile Synthesis of High Quality Graphene Nanoribbons Liying Jiao, Xinran Wang, Georgi Diankov, Hailiang Wang & Hongjie Dai* Supplementary Information 1. Photograph of graphene
More informationTrends in Nanotechnology: Self-Assembly and Defect Tolerance
Trends in Nanotechnology: Self-Assembly and Defect Tolerance (Invited paper submitted to MSTNEWS 3 January 2001) T. I. Kamins and R. Stanley Williams Quantum Science Research, Hewlett-Packard Laboratories,
More informationCarbon Nanotubes in Interconnect Applications
Carbon Nanotubes in Interconnect Applications Page 1 What are Carbon Nanotubes? What are they good for? Why are we interested in them? - Interconnects of the future? Comparison of electrical properties
More informationReactive Ion Etching (RIE)
Reactive Ion Etching (RIE) RF 13.56 ~ MHz plasma Parallel-Plate Reactor wafers Sputtering Plasma generates (1) Ions (2) Activated neutrals Enhance chemical reaction 1 2 Remote Plasma Reactors Plasma Sources
More informationSUPPLEMENTARY INFORMATION
In the format provided by the authors and unedited. DOI: 10.1038/NPHOTON.2016.254 Measurement of non-monotonic Casimir forces between silicon nanostructures Supplementary information L. Tang 1, M. Wang
More informationRESEARCH ON BENZENE VAPOR DETECTION USING POROUS SILICON
Section Micro and Nano Technologies RESEARCH ON BENZENE VAPOR DETECTION USING POROUS SILICON Assoc. Prof. Ersin Kayahan 1,2,3 1 Kocaeli University, Electro-optic and Sys. Eng. Umuttepe, 41380, Kocaeli-Turkey
More informationA final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).
A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). The Final Exam will take place from 12:30PM to 3:30PM on Saturday May 12 in 60 Evans.» All of
More informationSUBSTITUTING particle-sensitive check-valves in micropumps
JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, VOL. 6, NO. 1, MARCH 1997 41 Fabrication and Characterization of Truly 3-D Diffuser/Nozzle Microstructures in Silicon M. Heschel, M. Müllenborn, and S. Bouwstra
More informationSupporting Information. Temperature dependence on charge transport behavior of threedimensional
Supporting Information Temperature dependence on charge transport behavior of threedimensional superlattice crystals A. Sreekumaran Nair and K. Kimura* University of Hyogo, Graduate School of Material
More informationPlatform Isolation Using Out-of-plane Compliant Mechanism
Platform Isolation Using Out-of-plane Compliant Mechanism by Arpys Arevalo PhD Candidate in Electrical Engineering Computer, Electrical and Mathematical Sciences and Engineering (CEMSE) King Abdullah University
More informationChapter 2. Design and Fabrication of VLSI Devices
Chapter 2 Design and Fabrication of VLSI Devices Jason Cong 1 Design and Fabrication of VLSI Devices Objectives: To study the materials used in fabrication of VLSI devices. To study the structure of devices
More informationUNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun
UNIT 3 By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun 1 Syllabus Lithography: photolithography and pattern transfer, Optical and non optical lithography, electron,
More informationLayer-modulated synthesis of uniform tungsten disulfide nanosheet using gas-phase precursors.
Layer-modulated synthesis of uniform tungsten disulfide nanosheet using gas-phase precursors. Jusang Park * Hyungjun Kim School of Electrical and Electronics Engineering, Yonsei University, 262 Seongsanno,
More informationMicro-sensors based on thermal transduction for steady and unsteady flow measurements
Micro-sensors based on thermal transduction for steady and unsteady flow measurements Abdelkrim Talbi 7/11/2013 Institute of Electronic Microelectronic and Nanotechnologies (IEMN) A.Talbi, J-C. Gerbedoen,
More informationDynamic Strain of Ultrasonic Cu and Au Ball Bonding Measured In-Situ by Using Silicon Piezoresistive Sensor
2017 IEEE 67th Electronic Components and Technology Conference Dynamic Strain of Ultrasonic Cu and Au Ball Bonding Measured In-Situ by Using Silicon Piezoresistive Sensor Keiichiro Iwanabe, Kenichi Nakadozono,
More informationNanocarbon Technology for Development of Innovative Devices
Nanocarbon Technology for Development of Innovative Devices Shintaro Sato Daiyu Kondo Shinichi Hirose Junichi Yamaguchi Graphene, a one-atom-thick honeycomb lattice made of carbon, and a carbon nanotube,
More informationLow Power Phase Change Memory via Block Copolymer Self-assembly Technology
Low Power Phase Change Memory via Block Copolymer Self-assembly Technology Beom Ho Mun 1, Woon Ik Park 1, You Yin 2, Byoung Kuk You 1, Jae Jin Yun 1, Kung Ho Kim 1, Yeon Sik Jung 1*, and Keon Jae Lee 1*
More informationEE 527 MICROFABRICATION. Lecture 24 Tai-Chang Chen University of Washington
EE 527 MICROFABRICATION Lecture 24 Tai-Chang Chen University of Washington EDP ETCHING OF SILICON - 1 Ethylene Diamine Pyrocatechol Anisotropy: (100):(111) ~ 35:1 EDP is very corrosive, very carcinogenic,
More informationSURFACE TENSION POWERED SELF-ASSEMBLY OF 3D MOEMS DEVICES USING DRIE OF BONDED SILICON-ON-INSULATOR WAFERS INTRODUCTION
SURFACE TENSION POWERED SELF-ASSEMBLY OF 3D MOEMS DEVICES USING DRIE OF BONDED SILICON-ON-INSULATOR WAFERS R.R.A Syms, C. Gormley and S. Blackstone Dept. of Electrical and Electronic Engineering, Imperial
More informationThermo-structural Model of Stacked Field-programmable Gate Arrays (FPGAs) with Through-silicon Vias (TSVs)
Manuscript for Review Thermo-structural Model of Stacked Field-programmable Gate Arrays (FPGAs) with Through-silicon Vias (TSVs) Journal: Electronics Letters Manuscript ID: draft Manuscript Type: Letter
More informationLECTURE 5 SUMMARY OF KEY IDEAS
LECTURE 5 SUMMARY OF KEY IDEAS Etching is a processing step following lithography: it transfers a circuit image from the photoresist to materials form which devices are made or to hard masking or sacrificial
More information