AG726/AG732 SPECIFICATIONS ( = V %, = V, GN = V, unless otherwise noted.) B Version 4 C Parameter +2 C to +8 C Unit Test Conditions/Comments ANALOG SW

Transcription

1 a FEATURES.8 V to. ingle Supply 2. V ual-supply Operation 4 On Resistance. On Resistance Flatness 48-Lead TQFP or 48-Lead 7 mm 7 mm CSP Packages Rail-to-Rail Operation 3 ns Switching Times Single 32-to- Channel Multiplexer ual/ifferential 6-to- Channel Multiplexer TTL/CMOS Compatible Inputs For Functionally Equivalent evices with Serial Interface See AG72/AG73 APPLICATIONS Optical Applications ata Acquisition Systems Communication Systems Relay Replacement Audio and Video Switching Battery-Powered Systems Medical Instrumentation Automatic Test Equipment GERAL ESCRIPTION The AG726/AG732 are monolithic CMOS 32-channel/dual 6-channel analog multiplexers. The AG732 switches one of 32 inputs (-) to a common output,, as determined by the -bit binary address lines A, A, A2, A3, and. The AG726 switches one of 6 inputs as determined by the 4-bit binary address lines A, A, A2, and A3. On-chip latches facilitate microprocessor interfacing. The AG726 device may also be configured for differential operation by tying CSA and CSB together. An input is used to enable or disable the devices. When disabled, all channels are switched OFF. These multiplexers are designed on an enhanced submicron process that provides low power dissipation yet gives high switching speed, very low on resistance, and leakage currents. They operate from a single supply of +.8 V to +. V and a ±2. V dual supply, making them ideally suited to a variety of applications. On resistance is in the region of a few ohms and is closely matched between switches and very flat over the full signal range. These parts can operate equally well as either multiplexers or demultiplexers and have an input signal range that extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. All channels exhibit break-before-make switching action, preventing momentary shorting when switching channels. They are available in either 48-lead CSP or TQFP packages. REV. 6-/32-Channel, V to +. V, 2. V Analog Multiplexers AG726/AG732 A 6A B 6B WR CSA CSB A FUNCTIONAL BLOCK IAGRAMS AG726 -OF-6 ECOER A A2 A3 A B WR CS AG732 -OF-32 ECOER A A A2 A3 PROUCT HIGHLIGHTS. +.8 V to +. V single- or ± 2. V dual-supply operation. These parts are specified and guaranteed with + V ± %, +3 V ± % single-supply, and ± 2. V ± % dualsupply rails. 2. On resistance of 4 Ω 3. Guaranteed break-before-make switching action 4. 7 mm 7 mm 48-lead chip scale package (CSP) or 48-lead TQFP package Information furnished by Analog evices is believed to be accurate and reliable. However, no responsibility is assumed by Analog evices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog evices. One Technology Way, P.O. Box 96, Norwood, MA , U.S.A. Tel: 78/ Fax: 78/ Analog evices, Inc., 22

2 AG726/AG732 SPECIFICATIONS ( = V %, = V, GN = V, unless otherwise noted.) B Version 4 C Parameter +2 C to +8 C Unit Test Conditions/Comments ANALOG SWITCH Analog Signal Range V to V On Resistance (R ON ) 4 Ω typ = V to, I S = ma;. 6 Ω max Test Circuit On Resistance Match Between.3 Ω typ = V to, I S = ma Channels ( R ON ).8 Ω max On Resistance Flatness (R FLAT(ON) ). Ω typ = V to, I S = ma Ω max LEAKAGE CURRTS =. V Source OFF Leakage I S (OFF) ±. na typ V = 4. V/ V, = V/4. V; ±.2 ± na max Test Circuit 2 rain OFF Leakage I (OFF) ±. na typ V = 4. V/ V, = V/4. V; AG726 ±. ± 2. na max Test Circuit 3 AG732 ± ± na max Channel ON Leakage I, I S (ON) ±. na typ V = = V, or 4. V; AG726 ±. ± 2. na max Test Circuit 4 AG732 ± ± na max IGITAL INPUTS Input High Voltage, V INH 2.4 V min Input Low Voltage, V INL.8 V max Input Current I INL or I INH. µa typ V IN = V INL or V INH ±. µa max C IN, igital Input Capacitance pf typ YNAMIC CHARACTERISTICS 2 t TRANSITION 23 ns typ = 3 Ω, C L = 3 pf, Test Circuit 34 4 ns max = 3 V/ V, 32 = V/3 V Break-Before-Make Time elay, t 8 ns typ = 3 Ω, C L = 3 pf; ns min = 3 V; Test Circuit 6 t ON (CS, WR) 8 ns typ = 3 V; Test Circuit ns max = 3 Ω, C L = 3 pf; t OFF (CS, WR) 7 ns typ = 3 V; Test Circuit ns max = 3 Ω, C L = 3 pf; t ON () 24 ns typ = 3 Ω, C L = 3 pf; 32 4 ns max = 3 V; Test Circuit 8 t OFF () 6 ns typ = 3 Ω, C L = 3 pf; 22 2 ns max = 3 V; Test Circuit 8 Charge Injection pc typ = 2. V, R S = Ω, C L = nf; Test Circuit 9 OFF Isolation 72 db typ = Ω, C L = pf, f = MHz; Test Circuit Channel-to-Channel Crosstalk 72 db typ = Ω, C L = pf, f = MHz; Test Circuit 3 db Bandwidth = Ω, C L = pf; Test Circuit 2 AG MHz typ AG732 8 MHz typ C S (OFF) 3 pf typ f = MHz C (OFF) AG726 7 pf typ f = MHz AG pf typ f = MHz C, C S (ON) AG726 7 pf typ f = MHz AG732 3 pf typ f = MHz POWER REQUIREMTS =. V I µa typ igital Inputs = V or. V 2 µa max NOTES Temperature range is as follows: B Version: 4 C to +8 C. 2 Guaranteed by design; not subject to production test. Specifications subject to change without notice. 2 REV.

3 AG726/AG732 SPECIFICATIONS ( = 3 V %, = V, GN = V, unless otherwise noted.) B Version 4 C Parameter +2 C to +8 C Unit Test Conditions/Comments ANALOG SWITCH Analog Signal Range V to V On Resistance (R ON ) 7 Ω typ = V to, I S = ma; 2 Ω max Test Circuit On Resistance Match Between.3 Ω typ = V to, I S = ma Channels ( R ON ) Ω max On Resistance Flatness (R FLAT(ON) ) 3 Ω typ = V to, I S = ma LEAKAGE CURRTS = 3.3 V Source OFF Leakage I S (OFF) ±. na typ = 3 V/ V, V = V/3 V; ±.2 ± na max Test Circuit 2 rain OFF Leakage I (OFF) ±. na max = V/3 V, V = 3 V/ V; AG726 ±. ± 2. na max Test Circuit 3 AG732 ± ± na max Channel ON Leakage I, I S (ON) ±. na typ = V = V or 3 V; AG726 ±. ± 2. na max Test Circuit 4 AG732 ± ± na max IGITAL INPUTS Input High Voltage, V INH 2. V min Input Low Voltage, V INL.7 V max Input Current I INL or I INH. µa typ V IN = V INL or V INH ±. µa max C IN, igital Input Capacitance pf typ YNAMIC CHARACTERISTICS 2 t TRANSITION 34 ns typ = 3 Ω, C L = 3 pf; Test Circuit 2 62 ns max = 2 V/ V, 32 = V/2 V Break-Before-Make Time elay, t 26 ns typ = 3 Ω, C L = 3 pf; ns min = 2 V; Test Circuit 6 t ON (WR, CS) 29 ns typ = 2 V; Test Circuit ns max = 3 Ω, C L = 3 pf; t OFF (WR, CS) 26 ns typ = 2 V; Test Circuit ns max = 3 Ω, C L = 3 pf; t ON (, WR) 33 ns typ = 3 Ω, C L = 3 pf; 48 ns max = 3 V; Test Circuit 8 t OFF () 9 ns typ = 3 Ω, C L = 3 pf; 2 28 ns max = 2 V; Test Circuit 8 Charge Injection pc typ =. V, R S = Ω, C L = nf; Test Circuit 9 Off Isolation 72 db typ = Ω, C L = pf, f = MHz; Test Circuit Channel-to-Channel Crosstalk 72 db typ = Ω, C L = pf, f = MHz; Test Circuit 3 db Bandwidth = Ω, C L = pf; Test Circuit 2 AG MHz typ AG732 8 MHz typ C S (OFF) 3 pf typ f = MHz C (OFF) AG726 7 pf typ f = MHz AG pf typ f = MHz C, C S (ON) AG726 7 pf typ f = MHz AG732 3 pf typ f = MHz POWER REQUIREMTS = 3.3 V I µa typ igital Inputs = V or 3.3 V µa max NOTES Temperature ranges are as follows: B Version: 4 C to +8 C. 2 Guaranteed by design; not subject to production test. Specifications subject to change without notice. REV. 3

4 AG726/AG732 SPECIFICATIONS UAL SUPPLY ( = +2. V %, = 2. V %, GN = V, unless otherwise noted.) B Version 4 C Parameter +2 C to +8 C Unit Test Conditions/Comments ANALOG SWITCH Analog Signal Range to V On Resistance (R ON ) 4 Ω typ = to, I S = ma;. 6 Ω max Test Circuit On Resistance Match Between.3 Ω typ = to, I S = ma Channels ( R ON ).8 Ω max On Resistance Flatness (R FLAT(ON) ). Ω typ = to, I S = ma Ω max LEAKAGE CURRTS = +2.7 V, = 2.7 V Source OFF Leakage I S (OFF) ±. na typ = +2.2 V/.2 V, V =.2 V/+2.2 V; ±.2 ±. na max Test Circuit 2 rain OFF Leakage I (OFF) ±. na max = +2.2 V/.2 V, V =.2 V/+2.2 V; AG726 ±. ± 2. na max Test Circuit 3 AG732 ± ± na max Channel ON Leakage I, I S (ON) ±. na typ = V = +2.2 V/.2 V; AG726 ±. ± 2. na max Test Circuit 4 AG732 ± ± na max IGITAL INPUTS Input High Voltage, V INH.7 V min Input Low Voltage, V INL.7 V max Input Current I INL or I INH. µa typ V IN = V INL or V INH ±. µa max C IN, igital Input Capacitance pf typ YNAMIC CHARACTERISTICS 2 t TRANSITION 33 ns typ = 3, C L = 3 pf; Test Circuit 4 ns max =. V/ V, 32 = V/. V Break-Before-Make Time elay, t ns typ = 3, C L = 3 pf; ns min =. V; Test Circuit 6 t ON (CS, WR) 2 ns typ =. V; Test Circuit ns max = 3, C L = 3 pf; t OFF (CS, WR) 2 ns typ =. V; Test Circuit ns max = 3, C L = 3 pf; t ON (, WR) 26 ns typ = 3, C L = 3 pf; 37 ns max =. V; Test Circuit 8 t OFF () 8 ns typ = 3, C L = 3 pf; ns max =. V; Test Circuit 8 Charge Injection pc typ = V, R S =, C L = nf; Test Circuit 9 OFF Isolation 72 db typ =, C L = pf, f = MHz; Test Circuit Channel-to-Channel Crosstalk 72 db typ =, C L = pf, f = MHz; Test Circuit 3 db Bandwidth =, C L = pf; Test Circuit 2 AG MHz typ AG732 8 MHz typ C S (OFF) 3 pf typ C (OFF) AG pf typ f = MHz AG pf typ f = MHz C, C S (ON) AG726 pf typ f = MHz AG732 3 pf typ f = MHz POWER REQUIREMTS I µa typ = +2.7 V 2 µa max igital Inputs = V or +2.7 V I SS µa typ = 2.7 V 2 µa max igital Inputs = V or +2.7 V NOTES Temperature range is as follows: B Version: 4 C to +8 C. 2 Guaranteed by design; not subject to production test. Specifications subject to change without notice. 4 REV.

5 , 2, 3 TIMING CHARACTERISTICS Parameter Limit at T MIN, T MAX Unit Conditions/Comments t ns min CS to WR Setup Time t 2 ns min CS to WR Hold Time t 3 ns min WR Pulsewidth t 4 ns min Time between WR Cycles t ns min Address, Enable Setup Time t 6 2 ns min Address, Enable Hold Time NOTES See Figure. 2 All input signals are specified with tr = tf = ns (% to 9% of ). 3 Guaranteed by design and characterization, not production tested. Specifications subject to change without notice. AG726/AG732 CS WR t t 2 t 3 t 4 t t 6 A, A, A2, A3, () Figure shows the timing sequence for latching the switch address and enable inputs. The latches are level sensitive; therefore, while WR is held low, the latches are transparent and the switches respond to changing the address and enable the inputs. Figure. Timing iagram Input data is latched on the rising edge of WR. The AG726 has two CS inputs. This enables the part to be used either as a dual 6- channel multiplexer or a differential 6-channel multiplexer. If a differential output is required, tie CSA and CSB together. REV.

6 AG726/AG732 ABSOLUTE MAXIMUM RATINGS (T A = 2 C, unless otherwise noted.) to V to GN V to +7 V to GN V to 7 V Analog Inputs V to +.3 V or 3 ma, Whichever Occurs First igital Inputs V to +.3 V or 3 ma, Whichever Occurs First Peak Current, S or ma (Pulsed at ms, % uty Cycle Max) Continuous Current, S or ma Operating Temperature Range Industrial (B Version) C to +8 C Storage Temperature Range C to + C Junction Temperature C Thermal Impedence (Four-layer board) 48-Lead LFCSP C/W 48-Lead TQFP C/W Lead Temperature, Soldering ( sec) C IR Reflow, Peak Temperature (<2 sec) C NOTES Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time. 2 Overvoltages at A,, WR, CS, S, or will be clamped by internal diodes. Current should be limited to the maximum ratings given. ORERING GUIE Model Temperature Range Package escription Package Option AG726BCP 4 C to +8 C Chip Scale Package (LPCSP) CP-48 AG726BSU 4 C to +8 C Thin Quad Flatpack (TQFP) SU-48 AG732BCP 4 C to +8 C Chip Scale Package (LPCSP) CP-48 AG732BSU 4 C to +8 C Thin Quad Flatpack (TQFP) SU-48 CAUTION ES (electrostatic discharge) sensitive device. Electrostatic charges as high as 4 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AG726/AG732 features proprietary ES protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ES precautions are recommended to avoid performance degradation or loss of functionality. WARNING! ES SSITIVE EVICE PIN CONFIGURATIONS LFCSP and TQFP NC NC 4 NC 4 39 S3 38 S3 37 S A 47 4A 46 A 4 6A 44 NC 43 A 42 NC 4 B 4 6B 39 B 38 4B 37 3B S9 4 S8 S7 6 S6 7 S 8 S4 9 S3 S2 2 PIN INICATOR AG732 TOP VIEW 36 S28 3 S27 34 S26 33 S2 32 S24 3 S23 3 S22 29 S2 28 S A A 2 A 3 S9A 4 S8A S7A 6 S6A 7 SA 8 S4A 9 S3A S2A A 2 PIN INICATOR AG726 TOP VIEW 36 2B 3 B 34 B 33 S9B 32 S8B 3 S7B 3 S6B 29 SB 28 S4B 27 S3B 26 S2B 2 B NC = NO CONNECT 3 4 A A 6 A2 7 A3 8 9 CS 2 WR 2 22 GN NC = NO CONNECT 3 4 A A 6 A2 7 A3 8 CSA 9 CSB 2 WR 2 22 GN REV.

7 AG726/AG732 Table II. AG732 Truth Table A3 A2 A A CS WR Switch Condition X X X X X X L->H Retains Previous Switch Condition X X X X X X X No Change in Switch Condition X X X X X NONE X = on t Care Table I. AG726 Truth Table A3 A2 A A CSA CSB WR ON Switch X X X X X L->H Retains Previous Switch Condition X X X X X X No Change in Switch Condition X X X X NONE A A, B B S2A A, S2B B S3A A, S3B B S4A A, S4B B SA A, SB B S6A A, S6B B S7A A, S7B B S8A A, S8B B S9A A, S9B B A A, B B A A, B B 2A A, 2B B 3A A, 3B B 4A A, 4B B A A, B B 6A A, 6B B X = on t Care REV. 7

8 AG726/AG732 I I SS GN S IN V ( ) R ON R ON Most Positive Power Supply Potential TERMINOLOGY Most Negative Power Supply in a ual-supply Application. In single-supply applications, connect to GN. Positive Supply Current Negative Supply Current Ground ( V) Reference Source Terminal. May be an input or output. rain Terminal. May be an input or output. Logic Control Input Analog Voltage on Terminals and S Ohmic Resistance between and S On Resistance Match between any two channels, i.e., R ON max R ON min R FLAT(ON) Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range. I S (OFF) Source Leakage Current with the Switch OFF I (OFF) rain Leakage Current with the Switch OFF I, I S (ON) Channel Leakage Current with the Switch ON V INL Maximum Input Voltage for Logic V INH Minimum Input Voltage for Logic I INL (I INH ) Input Current of the igital Input C S (OFF) OFF Switch Source Capacitance. Measured with reference to ground. C (OFF) OFF Switch rain Capacitance. Measured with reference to ground. C,C S (ON) ON Switch Capacitance. Measured with reference to ground. C IN igital Input Capacitance t TRANSITION elay Time Measured between the % and 9% Points of the igital Inputs and the Switch ON Condition when Switching from One Address State to Another t ON () elay Time between the % and 9% Points of the igital Input and the Switch ON Condition t OFF () elay Time between the % and 9% Points of the igital Input and the Switch OFF Condition t OP OFF Time Measured between the 8% Points of Both Switches when Switching from One Address State to Another Charge A Measure of the Glitch Impulse Transferred from the igital Input to the Analog Output uring Switching Injection OFF Isolation A Measure of Unwanted Signal Coupling through an OFF Switch Crosstalk A Measure of Unwanted Signal Coupling from One Channel to Another as a Result of Parasitic Capacitance ON Response The Frequency Response of the ON Switch Insertion The Loss ue to the On Resistance of the Switch Loss 8 REV.

9 Typical Performance Characteristics AG726/AG732 RESISTANCE = 2.7V = 3.V = 3.3V = 4.V T A = +2 C = V =.V = V RESISTANCE = +2.2V = 2.2V T A = +2 C = +2.V = 2.V = +2.7V = 2.7V RESISTANCE C +2 C 4 C = V V, V V, V V, V TPC. On Resistance vs. V ( ), Single Supply TPC 2. On Resistance vs. V ( ), ual Supply TPC 3. On Resistance vs. V ( ) for ifferent Temperatures, Single Supply RESISTANCE C +8 C = V V, V TPC 4. On Resistance vs. V ( ), Single Supply RESISTANCE C 4 +8 C +2 C C V, V TPC. On Resistance vs. V ( ), ual Supply CURRT na = V = V TEMPERATURE C TPC 6. Leakage Currents vs. Temperature Q INJ pc 2 2 T A = +2 C V, V TPC 7. AG732 Charge Injection vs. Source Voltage TIME ns 4 = V = 3V 2 t ON = V = 3V 2 t OFF = V TEMPERATURE C TPC 8. t ON /t OFF Times vs. Temperature LOGIC THRESHOL VOLTAGE V RISING FALLING.2 T A = 2 C V TPC 9. Logic Threshold Voltage vs. Supply Voltage REV. 9

10 AG726/AG732 ATTUATION db = V T A = 2 C.3. FREQUCY MHz TPC. OFF Isolation vs. Frequency ATTUATION db = 3V, V T A = 2 C FREQUCY MHz TPC. Crosstalk vs. Frequency ATTUATION db = V T A = 2 C AG732 AG FREQUCY MHz TPC 2. ON Response vs. Frequency Test Circuits I S S V S2 I (OFF) A V GN LOGIC R ON = V /I S Test Circuit. On Resistance Test Circuit 3. I (OFF) I S (OFF) A S2 V SS I (ON) A V GN LOGIC V GN LOGIC Test Circuit 2. I S (OFF) Test Circuit 4. I (ON) 3V V IN S2 THRU S3 A AG732* CS GN WR 32 3 C L 3pF ARESS RIVE (V IN ) V 32 % 9% % 9% t TRANSITION t TRANSITION *SIMILAR CONNECTION FOR AG726 Test Circuit. Switching Time of Multiplexer, t TRANSITION V IN S2 THRU S3 A AG732* CS GN WR 3 C L 3pF 3V ARESS RIVE (V IN ) V 8% 8% t OP *SIMILAR CONNECTION FOR AG726 Test Circuit 6. Break-Before-Make elay, t OP REV.

11 AG726/AG732 WR 3V V % A S2 THRU V CS V WR CS AG732* WR GN 3 C L 3pF V O SWITCH OUTPUT V t ON (WR) t OFF (WR) 2% *SIMILAR CONNECTION FOR AG726 2% Test Circuit 7. Write Turn-ON and Turn-OFF Time, t ON, t OFF (WR) V S2 THRU A AG732* CS GN WR 3 C L 3pF 3V V V O SWITCH OUTPUT V % % t ON () t OFF () 9% % *SIMILAR CONNECTION FOR AG726 Test Circuit 8. Enable elay, t ON (), t OFF () 3V A LOGIC AG732* INPUT (V IN ) R S S V V OUT C L V S nf V IN CS GN WR QINJ = C L VOUT *SIMILAR CONNECTION FOR AG726 Test Circuit 9. Charge Injection. F. F A S NETWORK ANALYZER LOGIC AG732* GN OFF ISOLATION = 2 LOG * SIMILAR CONNECTION FOR AG726 Test Circuit. OFF Isolation REV.

12 AG726/AG732. F. F A S2 AG732* CS GN WR NETWORK ANALYZER *SIMILAR CONNECTION FOR AG726 CHANNEL-TO-CHANNEL CROSSTALK = 2LOG ( / ) A S AG732* GN NETWORK ANALYZER INSERTION LOSS = 2 LOG WITH SWITCH WITHOUT SWITCH *SIMILAR CONNECTION FOR AG726 C276 7/2() Test Circuit. Channel-to-Channel Crosstalk Test Circuit 2. Bandwidth OUTLINE IMSIONS 7. BSC SQ PIN INICATOR 48-Lead Frame Chip Scale Package [LFCSP] (CP-48) imensions shown in millimeters.6 MAX MAX PIN INICATOR TOP BSC SQ BOTTOM 4.7 VIEW VIEW REF 2 MAX SEATING PLANE.7 MAX.6 NOM. BSC COPLANARITY. MAX.2 NOM. REF COMPLIANT TO JEEC STANARS MO-22-VKK-2 48-Lead Thin Plastic Quad Flatpack [TQFP] (SU-48) imensions shown in millimeters.2 MAX COPLANARITY MIN BSC SQ TOP VIEW (PINS OWN). BSC 7 SEATING PLANE BSC SQ...9 PRINTE IN U.S.A. COMPLIANT TO JEEC STANARS MS-26BBC 2 REV.