SEMICONDUCTOR TECHNICAL DATA
|
|
|
- Bernice Sutton
- 5 years ago
- Views:
Transcription
1 SEMIONDUTOR TEHNIL DT The M4U multi purpose devie oists of three N hnnel nd three P hnnel enhnement mode devies pkged to provide ess to eh devie. These verstile prts re useful in inverter iruits, pulse shpers, liner mplifiers, high input impedne mplifiers, threshold detetors, trmission gting, nd funtionl gting. Diode Protetion on ll Inputs Supply Voltge Rnge = 3. Vd to Vd ple of Driving Two Low power TTL Lods or One Low power Shottky TTL Lod Over the Rted Temperture Rnge Pin for Pin Replement for D4 or D4U This devie hs outputs without ESD Protetion. nti stti preutio must e tken. Î MXIMUM RTINGS* (Voltges Referened to ) Symol Prmeter ÎÎ Vlue Unit D Supply Voltge ÎÎ.5 to +. V Vin, Vout Input or Output Voltge (D or Trient)ÎÎ.5 to +.5 V lout lin, Input or Output urrent (D or Trient), ÎÎ ± m per Pin PD Power Dissiption, per Pkge 5 ÎÎ mw Tstg Storge Temperture 5 to + 5 ÎÎ TL Led Temperture ( Seond Soldering) * Mximum Rtings re those vlues eyond whih dmge to the devie my our. Temperture Derting: Plsti P nd D/DW Pkges:. mw/ From 5 To 5 ermi L Pkges: mw/ From To 5 INPUT INPUT OUTPUT ONDITION =, = OPEN =, = OPEN INPUT L SUFFIX ERMI SE 3 ORDERING INFORMTION M4XXXUP Plsti M4XXXUL ermi M4XXXUD SOI T = 55 to 5 for ll pkges. D P S P GTE S N D N GTE PIN SSIGNMENT P SUFFIX PLSTI SE 4 D SUFFIX SOI SE 5 D = DRIN S = SOURE D P OUT S P GTE S N D N SHEMTI 4 3 Sustrtes of P hnnel devies internlly onneted to ; sustrtes of N hnnel devies internlly onneted to = PIN 4 = PIN Figure. Typil pplition: Input nlog Multiplexer REV 3 /4 MOTOROL Motorol, In. 5 MOS LOGI DT M4U 3
2 ÎÎ ELETRIL HRTERISTIS (Voltges Referened to ) 55 Î 5 ÎÎ 5 ÎÎ hrteristi Symol Vd Min Mx Min Typ # Mx Min Mx Unit ÎÎ Output Voltge Level VOL ÎÎ Vin = or ÎÎ.5 ÎÎ ÎÎ.5.5 Vd.5 Î ÎÎ ÎÎ.5 Vin = or LevelÎ VOH Vd ÎÎ 4.5 ÎÎ Input Voltge Level VIL Vd (VO = 4.5 Vd) ÎÎ (VO =. Vd) ÎÎ.. (VO = 3.5 Vd) 5 ÎÎ ÎÎ ÎÎ.5 (VO =.5 Vd) Level VIH ÎÎ (VO =. Vd) (VO =.5 Vd) 5 4. ÎÎ ÎÎ Vd..5 ÎÎ Output Drive urrent Î IOH md ÎÎ ÎÎ (VOH =.5 Vd) Soure ÎÎ (VOH = 4. Vd) (VOH =.5 Vd) ÎÎ.4. (VOH = 3.5 Vd) ÎÎ (VOL =.4 Vd) Sink IOL ÎÎ (VOL =.5 Vd) ÎÎ (VOL =.5 Vd) ÎÎ ÎÎ md..4 ÎÎ Input urrent ÎÎ Iin 5 ±. ±. ±. ±. µd ÎÎ Input pitne in ÎÎ ÎÎ ÎÎ ÎÎ.5 pf ÎÎ (Vin = ) Quiesent urrent IDD ÎÎ (Per Pkge) 5.5 ÎÎ µd ÎÎ Totl Supply urrent** IT IT = (. µ/khz) f + IDD/ µd (Dynmi plus Quiesent, IT = (.4 µ/khz) f + IDD/ Per Gte) (L = 5 pf) 5 IT = (. µ/khz) f + IDD/ #Dt lelled Typ is not to e used for design purposes ut is intended s n indition of the I s potentil performne. ** The formuls given re for the typil hrteristis only t 5. To lulte totl supply urrent t lods other thn 5 pf: IT(L) = IT(5 pf) + (L 5) Vfk where: IT is in µ (per pkge), L in pf, V = ( ) in volts, f in khz is input frequeny, nd k =.3. This devie onti protetion iruitry to gurd git dmge due to high stti voltges or eletri fields. However, preutio must e tken to void pplitio of ny voltge higher thn mximum rted voltges to this high-impedne iruit. For proper opertion, Vin nd Vout should e otrined to the rnge (Vin or Vout). Unused inputs must lwys e tied to n pproprite logi voltge level (e.g., either or ). Unused outputs must e left open. M4U 3 MOTOROL MOS LOGI DT
3 ÎÎ SWITHING HRTERISTIS* (L = 5 pf, T = 5 ) ÎÎ hrteristi Symol Vd Min Typ # Mx Unit Output Rise Time ttlh ttlh = (. /pf) L + 3 ttlh = (.5 /pf) L + ttlh = (.4 /pf) L Output Fll Time tthl tthl = (. /pf) L tthl = (.5 /pf) L + 5 tthl = (.4 /pf) L ÎÎ Turn Off Dely Time tplh tplh = (.5 /pf) L tplh = (. /pf) L + tplh = (.5 /pf) L ÎÎ Î Turn On Dely Time tphl tphl = (. /pf) L + 5 ÎÎ tphl = (.3 /pf) L + 5 ÎÎ 3 5 tphl = (. /pf) L + 5 * The formuls given re for the typil hrteristis only. Swithing speifitio re for devie onneted s n inverter. #Dt lelled Typ is not to e used for design purposes ut is intended s n indition of the I s potentil performne = VGS = VGS 4 IOH VDS = VOH 4 IOL VDS = VOL ll unused inputs onneted to ground. ll unused inputs onneted to ground. IOH, DRIN URRENT (md) 4.. T = 55 T = + 5 T = + 5 VGS = Vd VDS, DRIN VOLTGE (Vd) Vd 5 Vd IOL, DRIN URRENT (md). 4. VGS = 5 Vd Vd VDS, DRIN VOLTGE (Vd) Vd T = 55 T = + 5 T = + 5 Figure. Typil Output Soure hrteristis Figure 3. Typil Output Sink hrteristis These typil urves re not gurntees, ut re design ids. ution: The mximum urrent rting is m per pin. MOTOROL MOS LOGI DT M4U 33
4 5 µf PULSE GENERTOR Vin ID 4. µf ERMI Vout L Vin Vout % 5% % tphl % 5% % tplh VOH VOL tthl ttlh Figure 4. Swithing Time nd Power Dissiption Test iruit nd Wveforms PPLITIONS The M4U dul pir plus inverter, whih hs ess to ll its elements offers numer of unique iruit pplitio. Figures, 5, nd re few exmples of the devie flexiility. DISLE OUT = + OUTPUT INPUT DISLE OUTPUT INPUT DISLE OUTPUT X X = Don t re OPEN Sustrtes of P hnnel devies internlly onneted to ; Sustrtes of N hnnel devies internlly onneted to. Figure. OI Funtio Using Tree Logi Figure 5. 3 Stte uffer M4U 34 MOTOROL MOS LOGI DT
5 OUTLINE DIMENSIONS 4 L SUFFIX ERMI DIP PKGE SE 3 ISSUE Y L NOTES:. DIMENSIONING ND TOLERNING PER NSI Y4.5M,.. ONTROLLING DIMENSION: INH. 3. DIMENSION L TO ENTER OF LED WHEN FORMED PRLLEL. 4. DIMENSION F MY NRROW TO. (.3) WHERE THE LED ENTERS THE ERMI ODY. T SETING PLNE F G N D 4 PL.5 (.) M T S K M J 4 PL.5 (.) M T S INHES MILLIMETERS DIM MIN MX MIN MX D F G. S.54 S J K L.3 S. S M 5 5 N P SUFFIX PLSTI DIP PKGE SE 4 ISSUE L NOTES:. LEDS WITHIN.3 (.5) RDIUS OF TRUE POSITION T SETING PLNE T MXIMUM MTERIL ONDITION.. DIMENSION L TO ENTER OF LEDS WHEN FORMED PRLLEL. 3. DIMENSION DOES NOT INLUDE MOLD FLSH. 4. ROUNDED ORNERS OPTIONL. F N SETING H G PLNE D K L M J INHES MILLIMETERS DIM MIN MX MIN MX D F.4... G. S.54 S H J K L.3 S. S M N MOTOROL MOS LOGI DT M4U 35
6 OUTLINE DIMENSIONS 4 D SUFFIX PLSTI SOI PKGE SE 5 3 ISSUE F P PL.5 (.) M M NOTES:. DIMENSIONING ND TOLERNING PER NSI Y4.5M,.. ONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS ND DO NOT INLUDE MOLD PROTRUSION. 4. MXIMUM MOLD PROTRUSION.5 (.) PER SIDE. 5. DIMENSION D DOES NOT INLUDE DMR PROTRUSION. LLOWLE DMR PROTRUSION SHLL E. (.5) TOTL IN EXESS OF THE D DIMENSION T MXIMUM MTERIL ONDITION. MILLIMETERS INHES DIM MIN MX MIN MX D F G. S.5 S J..5.. K M P R T SETING PLNE G D 4 PL K.5 (.) M T S S R X 45 M J F Motorol reserves the right to mke hnges without further notie to ny produts herein. Motorol mkes no wrrnty, representtion or gurntee regrding the suitility of its produts for ny prtiulr purpose, nor does Motorol ssume ny liility rising out of the pplition or use of ny produt or iruit, nd speifilly dislims ny nd ll liility, inluding without limittion oequentil or inidentl dmges. Typil prmeters whih my e provided in Motorol dt sheets nd/or speifitio n nd do vry in different pplitio nd tul performne my vry over time. ll operting prmeters, inluding Typils must e vlidted for eh ustomer pplition y ustomer s tehnil experts. Motorol does not onvey ny liee under its ptent rights nor the rights of others. Motorol produts re not designed, intended, or uthorized for use s omponents in systems intended for surgil implnt into the ody, or other pplitio intended to support or sustin life, or for ny other pplition in whih the filure of the Motorol produt ould rete sitution where personl injury or deth my our. Should uyer purhse or use Motorol produts for ny suh unintended or unuthorized pplition, uyer shll indemnify nd hold Motorol nd its offiers, employees, susidiries, ffilites, nd distriutors hrmless git ll lims, osts, dmges, nd expees, nd resonle ttorney fees rising out of, diretly or indiretly, ny lim of personl injury or deth ssoited with suh unintended or unuthorized use, even if suh lim lleges tht Motorol ws negligent regrding the design or mnufture of the prt. Motorol nd re registered trdemrks of Motorol, In. Motorol, In. is n Equl Opportunity/ffirmtive tion Employer. How to reh us: US/EUROPE/Lotio Not Listed: Motorol Literture Distriution; JPN: Nippon Motorol Ltd.; Ttsumi SPD JLD, F Seiu utsuryu enter, P.O. ox ; Phoenix, rizon or Ttsumi Koto Ku, Tokyo 35, Jpn MFX: RMFX@emil.sps.mot.om TOUHTONE 44 SI/PIFI: Motorol Semiondutors H.K. Ltd.; Ti Ping Industril Prk, INTERNET: NET.om 5 Ting Kok Rod, Ti Po, N.T., Hong Kong. 5 M4U 3 MOTOROL MOS M4U/D LOGI DT
MC14000UB SEMICONDUCTOR TECHNICAL DATA
SEIONDUTOR TEHNIAL DATA The UB dul input NOR gte plus inverter is otruted with OS P hnnel nd N hnnel enhnement mode devies in single monolithi struture. These omplementry OS logi gtes find primry use where
MC14001UB, MC14011UB. UB-Suffix Series CMOS Gates
MC4UB, MC4UB UB-Suffix Series CMOS Gtes The UB Series logi gtes re onstruted with P nd N hnnel enhnement mode devies in single monolithi struture (Complementry MOS). Their primry use is where low power
SEMICONDUCTOR TECHNICAL DATA
SEIONDUTOR TEHNIL DT The decoder is constructed so that an 8421 D code on the four inputs provides a decimal (one of ten) decoded output, while a 3 bit binary input provides a decoded octal (one of eight)
SEMICONDUCTOR TECHNICAL DATA
SEICONDUCTOR TECHNICL DT The C7 is a static clocked serial shift register whose length may be programmed to be any number of bits between and. The number of bits selected is equal to the sum of the subscripts
SEMICONDUCTOR TECHNICAL DATA
SEMIONDUTOR TEHNIAL DATA The M4532B is cotructed with complementary MOS (MOS) enhancement mode devices. The primary function of a priority encoder is to provide a binary address for the active input with
3/8" Square (10 mm) Multi-Turn Cermet Trimmer
www.vishy.om 3/8" Squre ( mm) Multi-Turn Cermet Trimmer FEATURES Industril grde W t 70 C Vishy Spetrol Tests ording to CECC 400 or IEC 60393-1 Contt resistne vrition < 2 % Mteril tegoriztion: for definitions
Multi-Turn Surface Mount 1/4" Square Cermet Trimmers, Fully Sealed
www.vishy.om Vishy Sfernie Multi-Turn Surfe Mount /4" Squre Cermet Trimmers, Fully Seled The multiturn trimmer hs een designed for use in PCB surfe mounting pplitions. Three vritions re ville ording to
3/8" Square (10 mm) Multi-Turn Cermet Trimmer
3/8" Squre ( mm) Multi-Turn Cermet FEATURES Industril grde W t 70 C Tests ording to CECC 400 or IEC 60393-1 Contt resistne vrition < 1 % typil Complint to RoHS Diretive 2002/95/EC The Model is smll size
MC14051B, MC14052B, MC14053B. Analog Multiplexers/Demultiplexers
M405, M405, M4053 nalog Multiplexers/Demultiplexers The M405, M405, and M4053 analog multiplexers are digitallycontrolled analog switches. The M405 effectively implements an SP8T solid state switch, the
MC14553B. 3 Digit BCD Counter
M Digit D ounter The M digit D counter coists of negative edge triggered D counters that are cascaded synchronously. quad latch at the output of each counter permits storage of any given count. The information
MC14093B. Quad 2-Input NAND" Schmitt Trigger
MC493B Quad 2-Input NND" Shmitt Trigger The MC493B Shmitt trigger is onstruted with MOS Phannel and Nhannel enhanement mode devies in a single monolithi struture. These devies find primary use where low
MC14553B. 3 Digit BCD Counter
Digit BD ounter The MB digit BD counter coists of negative edge triggered BD counters that are cascaded synchronously. quad latch at the output of each counter permits storage of any given count. The information
5 mm Square Surface Mount Miniature Trimmers Single-Turn Cermet Fully Sealed
www.vishy.om Vishy Sfernie mm Squre Surfe Mount Miniture Trimmers Single-Turn Cermet Fully Seled The trimming potentiometer hs een designed for surfe mount pplitions nd offers volumetri effiieny ( mm x
7SB3125. Bus Switch. The 7SB3125 Bus Switch is an advanced high speed line switch in ultra small footprint.
7S32 us Switch The 7S32 us Switch is an advanced high speed line switch in ultra small footprint. Features High Speed: t PD = 0.2 ns (Max) @ V =. V 3 Switch onnection etween 2 Ports Power Down Protection
SN54HC138, SN74HC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SNH8, SNH8 -LINE TO 8-LINE DEODERS/DEMULTIPLEXERS Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporate Three Enable Inputs to Simplify ascading and/or Data Reception
MARKING DIAGRAMS MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 1.) ORDERING INFORMATION PDIP 24 P SUFFIX CASE 709
The M14067 multiplexer/demultiplexer is a digitally controlled analog switch featuring low ON resistance and very low leakage current. This device can be used in either digital or analog applications.
Surface Mount Miniature Trimmers Single-Turn Cermet Sealed
The trimming potentiometer hs een designed for surfe mount pplitions nd offers volumetri effiieny ( x x.7 mm) with high performne nd stility. The design is suitle for oth mnul or utomti opertion, nd n
SEMICONDUCTOR TECHNICAL DATA
SEMIONDUTOR TEHNIAL DATA The M14560B adds two 4 bit numbers in NBD (natural binary coded decimal) format, resulting in sum and carry outputs in NBD code. This device can also subtract when one set of inputs
MC74VHC1G05. Single Inverter with Open Drain Output
Single Inverter with Open Drain Output The is an advanced high speed MOS inverter with open drain output fabricated with silicon gate MOS technology. The internal circuit is composed of three stages, including
NLHV4051, NLHV4052, NLHV4053. Analog Multiplexers/Demultiplexers
NLHV405, NLHV405, NLHV4053 nalog Multiplexers/Demultiplexers The NLHV405, NLHV405, and NLHV4053 analog multiplexers are digitallycontrolled analog switches. The NLHV405 effectively implements an SP8T solid
SEMICONDUCTOR TECHNICAL DATA
EIONDUTOR TEHNIL DT The 101 is designed to drive up to six transmission lines simul taneously. The multiple outputs of this device also allow the wire OR ing of several levels of gating for minimization
MC14028B. BCD-To-Decimal Decoder Binary-To-Octal Decoder
-To-ecimal ecoder inary-to-octal ecoder The decoder is constructed so that an 842 code on the four inputs provides a decimal (oneoften) decoded output, while a 3bit binary input provides a decoded octal
SEMICONDUCTOR TECHNICAL DATA
EIONDUTOR TEHNIL DT The 10102 is a quad 2 input NOR gate. The 10102 provides one gate with OR/NOR outputs. PD = 25 mw typ/gate (No Load) tpd = ns typ tr, tf = ns typ (20% 0%) L UIX ERI PE E 620 10 LOI
Fully Sealed Container Cermet Potentiometer Professional Grade
Fully Seled Continer Cermet Potentiometer Professionl Grde Their exellent performnes re due to the use of ermet-trk seled in lrge se. interhngeility with RV6, omined with the exellent stility of its rted
ML GHz Super Low Power Dual Modulus Prescaler
Legacy evice: Motorola M2052 ML2052. GHz Super Low Power ual Modulus Prescaler MEL PLL OMPONENTS 64/65, 28/29 UL MOULUS PRESLER SEMIONUTOR TEHNIL T The ML2052 is a super low power dual modulus prescaler
High Performance Silicon Gate CMOS
SEIONUTOR TEHNIL T High Performance Silicon Gate OS The 74H45 is identical in pinout to the 45 metal gate OS decoder/driver. The device inputs are compatible with standard OS outputs; with pullup resistors,
NL7SZ97. Configurable Multifunction Gate
onfigurable Multifunction Gate The NL7SZ97 is an advanced high speed MOS multifunction gate. The device allows the user to choose logic functions MUX, ND, OR, NND, NOR, INVERT and UFFER. The device has
NTD4965N. Power MOSFET. 30 V, 68 A, Single N Channel, DPAK/IPAK
NTD96N Power MOSFET V, 68, Single N hannel, DPK/IPK Features Low R DS(on) to Minimize onduction Losses Low apacitance to Minimize Driver Losses Optimized Gate harge to Minimize Switching Losses Three Package
SEMICONDUCTOR TECHNICAL DATA
SEICONDUCTOR TECHNICAL DATA The is a COS look ahead carry generator capable of anticipating a carry across four binary adders or groups of adders. The device is cascadable to perform full look ahead across
MBR2045MFST3G NRVB2045MFST3G* Switch Mode Power Rectifiers SCHOTTKY BARRIER RECTIFIERS 20 AMPERES 45 VOLTS
MBR04MFS, NRVB04MFS Switch Mode Power Rectifiers These state of the art devices have the following features: Features Low Power Loss / High Efficiency New Package Provides apability of Inspection and Probe
NTS12120MFST3G NRVTS12120MFST3G. Very Low Forward Voltage Trench-based Schottky Rectifier TRENCH SCHOTTKY RECTIFIERS 12 AMPERES 120 VOLTS
NTSMFS, NRVTSMFS Very Low Forward Voltage Trench-based Schottky Rectifier Features Fine Lithography Trenchbased Schottky Technology for Very Low Forward Voltage and Low Leakage Fast Switching with Exceptional
MC14557B. 1-to-64 Bit Variable Length Shift Register
MC -to- it Variable Length Shift Register The MC is a static clocked serial shift register whose length may be programmed to be any number of bits between and. The number of bits selected is equal to the
LMV321, LMV358, LMV324. Single, Dual, Quad Low-Voltage, Rail-to-Rail Operational Amplifiers
LMV32, LMV38, LMV324 Single, Dual, Quad Low-Voltage, Rail-to-Rail Operational mplifiers The LMV32, LMV38, and LMV324 are MOS single, dual, and quad low voltage operational amplifiers with rail to rail
NTD4963N. Power MOSFET 30 V, 44 A, Single N Channel, DPAK/IPAK
NTD96N Power MOSFET V,, Single N hannel, DPK/IPK Features Low R DS(on) to Minimize onduction Losses Low apacitance to Minimize Driver Losses Optimized Gate harge to Minimize Switching Losses Three Package
NTS1045MFST3G NRVTS1045MFST3G. Exceptionally Low Forward Voltage Trench-based Schottky Rectifier SCHOTTKY BARRIER RECTIFIERS 10 AMPERES 45 VOLTS
NTS4MFS, NRVTS4MFS Exceptionally Low Forward Voltage Trench-based Schottky Rectifier Features Fine Lithography Trench based Schottky Technology for Very Low Forward Voltage and Low Leakage Fast Switching
MC10H125. Quad MECL to TTL Translator
Quad MECL to TTL Translator The MC0H25 is a quad translator for interfacing data and control signals between the MECL section and saturated logic section of digital systems. The 0H part is a functional/pinout
NTD4965N. Power MOSFET. 30 V, 68 A, Single N Channel, DPAK/IPAK
NTD96N Power MOSFET V, 68, Single N hannel, DPK/IPK Features Low R DS(on) to Minimize onduction Losses Low apacitance to Minimize Driver Losses Optimized Gate harge to Minimize Switching Losses Three Package
FACT DATA 5-1 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The MC112/T112 consists of o high-speed completely independent transition clocked flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The design allows operation
FACT DATA 5-1 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The MC113/T113 consists of o high-speed completely independent transition clocked flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The design allows operation
SN54/74LS145 1-OF-10 DECODER/DRIVER OPEN-COLLECTOR 1-OF-10 DECODER/ DRIVER OPEN-COLLECTOR FAST AND LS TTL DATA 5-240
-OF-0 DECODER/DRIVER OPEN-COLLECTOR The SN54 / 74LS45, -of-0 Decoder/Driver, is designed to accept BCD inputs and provide appropriate outputs to drive 0-digit incandescent displays. All outputs remain
High Performance Silicon Gate CMOS
SEIONDUTOR TEHNIAL DATA High Performance Silicon Gate OS The 5/7H32A is identical in pinout to the LS32. The device inputs are compatible with standard OS outputs; with pullup resistors, they are compatible
SN54HC151, SN74HC151 8-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
SNH, SNH 8-Line to -Line Multiplexers an Perform as: oolean Function enerators Parallel-to-Serial onverters Data Source Selectors Package Options Include Plastic Small-Outline (D) and eramic Flat () Packages,
NB3N2304NZ. 3.3V 1:4 Clock Fanout Buffer
3.3V 1:4 lock Fanout Buffer Description The NB3N2304NZ is a low skew 1 to 4 clock fanout buffer, designed for high speed clock distribution such as in PI X applications. The NB3N2304NZ guarantees low output
MC10ELT28, MC100ELT28 5 V TTL to Differential PECL and Differential PECL to TTL Translator Description The MC10ELT/100ELT28 is a differential PECL to
5 V TTL to Differential PEL and Differential PEL to TTL Translator Description The M0ELT/00ELT2 is a differential PEL to TTL translator and a TTL to differential PEL translator in a single package. Because
MC100ELT23. 5 V Dual Differential PECL to TTL Translator
5 V Dual Differential PEL to TTL Translator Description The M00ELT23 is a dual differential PEL to TTL translator. Because PEL (Positive EL) levels are used, only +5 V and ground are required. The small
SN54HC42, SN74HC42 4-LINE TO 10-LINE DECODERS (1 of 10)
SNH, SNH -LINE TO -LINE EOERS ( of ) SLS EEMER REVISE MY Full ecoding of Input Logic ll Outputs re High for Invalid onditions lso for pplications as -Line to -Line ecoders Package Options Include Plastic
MC14093B. Quad 2 Input NAND" Schmitt Trigger
MC4093B Quad 2Input NAND" Shmitt Trigger The MC4093B Shmitt trigger is onstruted with MOS Phannel and Nhannel enhanement mode devies in a single monolithi struture. These devies find primary use where
Table of Content. c 1 / 5
Tehnil Informtion - t nd t Temperture for Controlger 03-2018 en Tble of Content Introdution....................................................................... 2 Definitions for t nd t..............................................................
800 ma LOW DROPOUT THREE TERMINAL VOLTAGE REGULATORS
Order this document by M269/D The M269 series are low dropout, medium current, fixed and adjustable, positive voltage regulators specifically designed for use in low input voltage applications. These devices
MC10H125. Quad MECL to TTL Translator
Quad MECL to TTL Translator Description The MC0H25 is a quad translator for interfacing data and control signals between the MECL section and saturated logic section of digital systems. The 0H part is
DATASHEET CD4555BMS, CD4556BMS. Features. Pinouts. Applications. Functional Diagrams. Description. CMOS Dual Binary to 1 of 4Decoder/Demultiplexers
DTSHT CD555MS, CD556MS CMOS Dual inary to of Decoder/Demultiplexers FN336 Rev 0.00 Features High Voltage Type (0V Rating) Pinouts CD556MS TOP VIW CD555MS: Outputs High on Select CD556MS: Outputs Low on
TIL308, TIL309 NUMERIC DISPLAYS WITH LOGIC
SOLI-STTE ISPLYS WITH INTEGRL TTL MSI IRUIT HIP FOR USE IN LL SYSTEMS REQUIRING ISPLY OF B T 6,9-mm (0.270-Inch) haracter Height TIL308 Has Left ecimal TIL309 Has Right ecimal Easy System Interface Wide
MCC BC856A THRU BC858C. Features. PNP Small Signal Transistor. Mechanical Data SOT-23
M Micro ommercil omponents Fetures Idelly Suited for Automtic Insertion 150 o Junction Temperture For Switching nd AF Amplifier Applictions Hlogen free vilble upon request by dding suffix "-HF" Mechnicl
Precision, Quad, SPST Analog Switches
9-022; Rev ; 4/94 Precision, Quad, SPST nalog Switches General escription The are precision, quad, single-pole single-throw (SPST) analog switches. The MX35 has four normally closed (N), and the MX352
MC14555B, MC14556B. Dual Binary to 1 of 4 Decoder/Demultiplexer
MC, MC6 Dual inary to of Decoder/Demultiplexer The MC and MC6 are cotructed with complementary MOS (CMOS) enhancement mode devices. ach Decoder/Demultiplexer has two select inputs ( and ), an active low
SN54HC153, SN74HC153 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
Permit Multiplexing from n Lines to One Line Perform Parallel-to-Serial Conversion Strobe (Enable) Line Provided for Cascading (N Lines to n Lines) Package Options Include Plastic Small-Outline (D), Thin
Revision No History Draft Date Remark. 00 Initial Draft Dec Preliminary. 01 Package Height Changed 1.0mm -> 0.9mm Mar.05.
256Kx16bit full MOS SRM Document Title 256K x16 bit 2.7 ~ 3.3V Super Low Power FMOS Slow SRM Revision History Revision No History Draft Date Remark 00 Initial Draft Dec.20.2001 Preliminary 01 Package Height
High Performance Silicon Gate CMOS
SEIONDUTOR TENI DT igh Performance Silicon ate OS The 5/7T00 may be used as a level converter for interfacing TT or NOS outputs to high speed OS inputs. The T00 is identical in pinout to the S00. Output
ML ML Digital to Analog Converters with Serial Interface
OS LSI L L Digital to Analog onverters with Serial Interface Legacy Device: otorola/reescale, The L and L are low cost 6 bit D/A converters with serial interface ports to provide communication with OS
Precision, Quad, SPST Analog Switches
-0; Rev ; /0 Precision, Quad, SPST nalog Switches General escription The are precision, quad, single-pole single-throw (SPST) analog switches. The MX has four normally closed (N), and the MX has four normally
DATA SHEET. 74LVC109 Dual JK flip-flop with set and reset; positive-edge trigger INTEGRATED CIRCUITS
INTEGRTED IRUITS DT SHEET Supersedes data of 1998 pr 28 2004 Mar 18 FETURES 5 V tolerant inputs for interfacing with 5 V logic Wide supply voltage range from 1.2 to 3.6 V MOS low power consumption Direct
T95N02R. Power MOSFET 95 Amps, 24 Volts. N Channel DPAK
NTD95NR Power MOSFET 95 mps, Volts N Channel DPK Features High Power and Current Handling Capability Fast Switching Performance Low R DS(on) to Minimize Conduction Loss Low Gate Charge to Minimize Switching
High Performance Silicon Gate CMOS
SEIONDUTOR TEHNIAL DATA HighPerformance Siliconate OS The H is identical in pinout to the LS. The device inputs are compatible with standard OS outputs; with pullup resistors, they are compatible with
NCV8402, NCV8402A. Self-Protected Low Side Driver with Temperature and Current Limit
Self-Protected Low Side Driver with Temperature and urrent Limit NV82/ is a three terminal protected Low Side Smart Discrete device. The protection features include overcurrent, overtemperature, ESD and
10Ω, Quad, SPST, CMOS Analog Switches
-; Rev ; / Ω, Quad, SPST, MOS nalog Switches General Description Maxim s MX/MX/MX analog switches feature low on-resistance (Ω max) and.ω on-resistance matching between channels. These switches conduct
SN54/74LS147 SN54/74LS148 SN54/74LS LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS
10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS The SN54/ 74LS147 and the SN54/ 74LS148 are Priority Encoders. They provide priority decoding of the inputs to eure that only the highest order
M0EL07, M00EL07 Table. PIN ESRIPTION PIN FUNTION 0, EL ata Inputs Q, Q EL ata Outputs V Positive Supply V EE Negative Supply N No onnect EP (FN only)
M0EL07, M00EL07 5.0 V EL 2 Input XOR/XNOR The M0EL/00EL07 is a 2-input XOR/XNOR gate. The device is functionally equivalent to the E07 device with higher performance capabilities. With propagation delays
With LSTTL Compatible Inputs High Performance Silicon Gate CMOS
SEIONDUTOR TEHNI DT With STT ompatible Inputs High Performance Silicon Gate OS The 74HT04 may be used as a level converter for interfacing TT or NOS outputs to High Speed OS inputs. The HT04 is identical
LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648
The SN74LS247 is a BCD-to-Seven-Segment Decoder/Drivers. The LS247 composes the and with the tails. The LS247 has active-low outputs for direct drive of indicators. The LS247 features a lamp test input
NLSV2T Bit Dual-Supply Non-Inverting Level Translator
2-Bit Dual-Supply Non-Inverting Level Translator The NLSV2T2 is a 2 bit configurable dual supply voltage level translator. The input n and output B n ports are designed to track two different power supply
NEW CIRCUITS OF HIGH-VOLTAGE PULSE GENERATORS WITH INDUCTIVE-CAPACITIVE ENERGY STORAGE
NEW CIRCUITS OF HIGH-VOLTAGE PULSE GENERATORS WITH INDUCTIVE-CAPACITIVE ENERGY STORAGE V.S. Gordeev, G.A. Myskov Russin Federl Nuler Center All-Russi Sientifi Reserh Institute of Experimentl Physis (RFNC-VNIIEF)
TIL308, TIL309 NUMERIC DISPLAYS WITH LOGIC
SOLI-STTE ISPLYS WITH INTEGRL TTL MSI IRUIT HIP FOR USE IN LL SYSTEMS REQUIRING ISPLY OF B T 6,9-mm (0.270-Inch) haracter Height TIL308 Has Left ecimal TIL309 Has Right ecimal Easy System Interface Wide
MC74VHC08. Quad 2-Input AND Gate
M7408 Quad 2-Input ND Gate The M7408 is an advanced high speed MOS 2 input ND gate fabricated with silicon gate MOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TT
NL17SZ16. Single Input Buffer
NL7SZ6 Single Input Buffer The NL7SZ6 is a single input Buffer in two tiny footprint packages. The device performs much as LCX multi gate products in speed and drive. Features Tiny SOT 33 and SOT 3 Packages
CONNECTION DIAGRAM (TOP VIEW) 20. Note: Pin 1 is marked for orientation. Symbol Parameter Min Typ Max Unit VCC Supply Voltage 54 74
FOUR-BIT UP/DOWN COUNTER WITH THREE-STATE OUTPUTS The SN54/ LS569A is designed as programmable up/down BCD and Binary counters respectively. These devices have 3-state outputs for use in bus organized
Thick Film Chip Resistor Array
STANDARD ELECTRICAL SPECIFICATIONS CRA12E CRA12S Thick Film Chip Resistor Arry POER RATING P 70 C LIMITING ELEMENT VOLTAGE MAX. V FETAURES Convex terminl rry vilble with either sclloped corners (E version)
MC10H189. Hex Inverter with Enable
Hex Inverter with Enable escription The MC0H8 is a Hex Inverter with a common Enable input. The hex inverting function is provided when Enable is in the low state. When Enable is in the high state, all
Features. Ordering and Marking Information. N-Channel Enhancement Mode MOSFET 150V/5A, R DS(ON) = 10V = V GS. = 65mW(max.
N-Chnnel Enhncement Mode MOSFET Fetures 50V/5, R DS(ON) = 65mW(mx.) @ V GS = 0V R DS(ON) = 80mW(mx.) @ V GS = 5V Relible nd Rugged Led Free nd Green Devices vilble (RoHS Complint) Pin Description D D D
MC14541B. Programmable Timer
Programmable Timer The programmable timer consists of a 6stage binary counter, an integrated oscillator for use with an external capacitor and two resistors, an automatic poweron reset circuit, and output
DATASHEET CD4049UBMS. Features. Applications. Pinout. Functional Diagram. Schematic. CMOS Hex Buffer/Converter. FN3315 Rev 1.
DTSHEET CD09UBMS CMOS Hex Buffer/Converter The CD09UBMS is an inverting hex buffer and features logic level conversion using only one supply (voltage (VCC). The input signal high level (VIH) can exceed
MC74LVX00. Quad 2-Input NAND Gate. With 5 V Tolerant Inputs
M74X00 Quad 2-Input NND Gate With 5 Tolerant Inputs The M74X00 is an advanced high speed MOS 2 input NND gate. The inputs tolerate voltages up to 7.0, allowing the interface of 5.0 systems to systems.
NTSB40200CTG, NTSJ40200CTG. Very Low Forward Voltage Trench-based Schottky Rectifier. Exceptionally Low V F = 0.53 V at I F = 5 A
NTSBCTG, NTSJCTG Very Low Forward Voltage Trench-based Schottky Rectifier Exceptionally Low V F =.3 V at I F = Features Fine Lithography Trenchbased Schottky Technology for Very Low Forward Voltage and
MC14020B. 14-Bit Binary Counter
M4020B 4-Bit Binary ounter The M4020B 4stage binary counter is cotructed with MOS Phannel and Nhannel enhancement mode devices in a single monolithic structure. This part is designed with an input wave
MC14024B. 7-Stage Ripple Counter
M4024B 7-Stage ipple ounter The M4024B is a 7stage ripple counter with short propagation delays and high maximum clock rates. The eset input has standard noise immunity, however the lock input has increased
Lecture 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. PMOS Transistors in Series/Parallel Connection
NMOS Trnsistors in Series/Prllel onnetion Leture 6 MOS Stti & ynmi Logi Gtes Trnsistors n e thought s swith ontrolled y its gte signl NMOS swith loses when swith ontrol input is high Peter heung eprtment
SN54F251B, SN74F251B 1-OF-8 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS
-State Versio of SNFB and SNFB -State Outputs Interface Directly ith System Bus Performs Parallel-to-Serial onversion omplementary Outputs Provide True and Inverted Data Package Optio Include Plastic Small-Outline
High Performance Silicon Gate CMOS
SEIONDUTOR TEHNI DT High Performance Silicon Gate OS The 54/74H4 is identical in pinout to the S4, S04 and the H04. The device inputs are compatible with Standard OS outputs; with pullup resistors, they
M C C. BCP54-10/16 BCP55-10/16 BCP56-10/16 SOT-223. Features. NPN Plastic-Encapsulate Transistors
Micro ommercil omponents omponents 20736 Mrill Street htsworth!"# $%!"# BP54-/16 Fetures For AF driver nd output stges High collector current Low collector-emitter sturtion voltge omplementry types: BP51...
NL17SG07. Buffer with Open Drain. Output Y
NL7SG07 Buffer with Open Drain Output The NL7SG07 MiniGate is an advanced high speed CMOS Buffer with Open Drain Output in ultra small footprint. The NL7SG07 input structures provides protection when voltages
MC74VHCT125A. Quad Bus Buffer. with 3 State Control Inputs
M4HT25A Quad Bus Buffer with 3 State ontrol Inputs The M4HT25A is a high speed MOS quad bus buffer fabricated with silicon gate MOS technology. It achieves high speed operation similar to equivalent Bipolar
MC10H107. Triple 2 Input Exclusive OR/ Exclusive NOR Gate
MC0H07 Triple 2 Input Exclusive OR/ Exclusive NOR Gate escription The MC0H07 is a triple 2 input exclusive OR/NOR gate. This MECL 0H part is a functional/pinout duplication of the standard MECL 0K family
SN74LS85MEL LOW POWER SCHOTTKY
The SN74LS85 is a 4-Bit Magnitude Camparator which compares two 4-bit words (A, B), each word having four Parallel Inputs (A0 A3, B0 B3); A3, B3 being the most significant inputs. Operation is not restricted
Ultrafast Soft Recovery Diode, 60 A FRED Pt
Ultrafast Soft Recovery Diode, 60 FRED Pt FETURES Ultrafast recovery time 3 2 TO-247D 2L athode to base 2 3 athode node Low forward voltage drop 75 operating junction temperature Designed and qualified
MC14543B. BCD-to-Seven Segment Latch/Decoder/Driver for Liquid Crystals
M4543B BD-to-Seven Segment Latch/Decoder/Driver for Liquid rystals The M4543B BDtoseven segment latch/decoder/driver is designed for use with liquid crystal readouts, and is cotructed with complementary
Thick Film Resistor Array
, CRA12S Thick Film Resistor Arry STANDARD ELECTRICAL SPECIFICATIONS CRA12S POER RATING P 70 C LIMITING ELEMENT VOLTAGE MAX. V FEATURES Convex terminl rry vilble with either sclloped corners (E version)
SN74LS138MEL LOW POWER SCHOTTKY
The LSTTL/MSI SN74LS18 is a high speed 1-of-8 Decoder/ Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel
PART MAX312CPE MAX312CSE. Pin Configurations/Functional Diagrams/Truth Tables IN1 COM1 NO1 V- GND IN1 COM1 NC1 V- GND IN1 COM1 NO1 V- GND
9-2; Rev 2; 7/2 Ω, Quad, SPST, MOS nalog Switches General escription Maxim s MX32/MX33/MX3 analog switches feature low on-resistance (Ω max) and.ω on-resistance matching between channels. These switches
Hyper Fast Rectifier, 8 A FRED Pt
Hyper Fast Rectifier, 8 FRED Pt 2 3 DPK (TO-252) N/ 2, 3 node PRIMRY HRTERISTIS Package DPK (TO-252) I F(V) 8 V R 600 V V F at I F.3 V t rr (typ.) 8 ns T J max. 75 ircuit configuration Single die FETURES
DATASHEET CD40109BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Quad Low-to-High Voltage Level Shifter
DATASHEET CD19BMS CMOS Quad Low-to-High Voltage Level Shifter Features High Voltage Type (V Rating) Independence of Power Supply Sequence Considerations - can Exceed - Input Signals can Exceed Both and
8 THREE PHASE A.C. CIRCUITS
8 THREE PHSE.. IRUITS The signls in hpter 7 were sinusoidl lternting voltges nd urrents of the so-lled single se type. n emf of suh type n e esily generted y rotting single loop of ondutor (or single winding),