74HC4052; 74HCT4052. Dual 4-channel analog multiplexer/demultiplexer

Transcription

1 Rev May 2008 Product data sheet 1. General description 2. Features 3. pplications The is a high-speed Si-gate CMOS device and is pin compatible with the HEF4052B. The device is specified in compliance with JEDEC standard no. 7. The is a dual 4-channel analog multiplexer/demultiplexer with common select logic. Each multiplexer has four independent inputs/outputs (pins ny0 to ny3) and a common input/output (pin nz). The common channel select logics include two digital select inputs (pins S0 and S1) and an active LOW enable input (pin E). When pin E = LOW, one of the four switches is selected (low-impedance ON-state) with pins S0 and S1. When pin E = HIGH, all switches are in the high-impedance OFF-state, independent of pins S0 and S1. and GND are the supply voltage pins for the digital control inputs (pins S0, S1 and E). The to GND ranges are 2.0 V to 10.0 V for the 74HC4052 and 4.5 V to 5.5 V for the 74HCT4052. The analog inputs/outputs (pins ny0 to ny3 and nz) can swing between as a positive limit and as a negative limit. may not exceed 10.0 V. For operation as a digital multiplexer/demultiplexer, is connected to GND (typically ground). Wide analog input voltage range from 5 V to +5 V Low ON resistance: 80 Ω (typical) at = 4.5 V 70 Ω (typical) at = 6.0 V 60 Ω (typical) at = 9.0 V Logic level translation: to enable 5 V logic to communicate with ±5 V analog signals Typical break before make built-in Complies with JEDEC standard no. 7 ElectroStatic Discharge (ESD) protection: Human Body Model (HBM) EI/JESD22-114E exceeds 2000 V Machine Model (MM) EI/JESD exceeds 200 V Specified from 40 C to +85 C and 40 C to +125 C nalog multiplexing and demultiplexing Digital multiplexing and demultiplexing Signal gating

2 4. Ordering information Table 1. Ordering information Type number Package Temperature range Name Description Version 74HC HC4052D 40 C to +125 C SO16 plastic small outline package; 16 leads; body SOT109-1 width 3.9 mm 74HC4052DB 40 C to +125 C SSOP16 plastic shrink small outline package; 16 leads; body SOT338-1 width 5.3 mm 74HC4052N 40 C to +125 C DIP16 plastic dual in-line package; 16 leads (300 mil) SOT HC4052PW 40 C to +125 C TSSOP16 plastic thin shrink small outline package; 16 leads; SOT403-1 body width 4.4 mm 74HC4052BQ 40 C to +125 C DHVQFN16 plastic dual-in line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body mm SOT HCT HCT4052D 40 C to +125 C SO16 plastic small outline package; 16 leads; body SOT109-1 width 3.9 mm 74HCT4052DB 40 C to +125 C SSOP16 plastic shrink small outline package; 16 leads; SOT338-1 body width 5.3 mm 74HCT4052N 40 C to +125 C DIP16 plastic dual in-line package; 16 leads (300 mil) SOT HCT4052BQ 40 C to +125 C DHVQFN16 plastic dual-in line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body mm SOT Functional diagram S0 1Z 1Y0 1Y G4 MDX S1 1Y2 1Y Y Y E 2Z 3 2Y2 2 2Y aah aah825 Fig 1. Logic symbol Fig 2. IEC logic symbol Product data sheet Rev May of 26

3 nyn from logic nz mnb043 Fig 3. Schematic diagram (one switch) V DD Z 1Y0 14 1Y1 S Y2 11 1Y3 S1 9 LOGIC LEVEL CONVERSION 1-OF-4 DECODER 1 2Y0 E 6 5 2Y1 2 2Y2 4 2Y Z V SS 001aah872 Fig 4. Functional diagram Product data sheet Rev May of 26

4 6. Pinning information 6.1 Pinning 74HC HCT HC HCT4052 2Y0 2Y2 2Z Y2 1Y1 terminal 1 index area 2Y2 2Z 2Y0 VCC Y2 1Y1 2Y Z 2Y Z 2Y1 E Y0 1Y3 S0 2Y1 E V (1) CC Y0 1Y3 S0 GND 8 9 S1 GND S1 001aah aah822 Transparent top view Fig 5. Pin configuration for DIP16, SO16 and (T)SSOP16 Fig 6. (1) The die substrate is attached to this pad using conductive die attach material. It can not be used as a supply pin or input. Pin configuration for DHVQFN Pin description Table 2. Pin description Symbol Pin Description 2Y0 1 independent input or output 2Y0 2Y2 2 independent input or output 2Y2 2Z 3 common input or output 2 2Y3 4 independent input or output 2Y3 2Y1 5 independent input or output 2Y1 E 6 enable input (active LOW) 7 negative supply voltage GND 8 ground (0 V) S1 9 select logic input 1 S0 10 select logic input 0 1Y3 11 independent input or output 1Y3 1Y0 12 independent input or output 1Y0 1Z 13 common input or output 1 1Y1 14 independent input or output 1Y1 1Y2 15 independent input or output 1Y2 16 positive supply voltage Product data sheet Rev May of 26

5 7. Functional description 8. Limiting values 7.1 Function table Table 3. Function table [1] Input Channel on E S1 S0 L L L ny0 and nz L L H ny1 and nz L H L ny2 and nz L H H ny3 and nz H X X none [1] H = HIGH voltage level; L = LOW voltage level; X = don t care. Table 4. Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to = GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit supply voltage [1] V I IK input clamping current V I < 0.5 V or V I > V - ±20 m I SK switch clamping current V SW < 0.5 V or V SW > V - ±20 m I SW switch current 0.5 V < V SW < V - ±25 m I EE supply current - ±20 m I CC supply current - 50 m I GND ground current - 50 m T stg storage temperature C P tot total power dissipation T amb = 40 C to +125 C mw P power dissipation per switch mw [1] To avoid drawing current out of pins nz, when switch current flows in pins nyn, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into pins nz, no current will flow out of pins nyn. In this case there is no limit for the voltage drop across the switch, but the voltages at pins nyn and nz may not exceed or. For DIP16 packages: above 70 C the value of P tot derates linearly with 12 mw/k. For SO16 packages: above 70 C the value of P tot derates linearly with 8 mw/k. For SSOP16 and TSSOP16 packages: above 60 C the value of P tot derates linearly with 5.5 mw/k. For DHVQFN16 packages: above 60 C the value of P tot derates linearly with 4.5 mw/k. Product data sheet Rev May of 26

6 9. Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions 74HC HCT4052 Unit Min Typ Max Min Typ Max supply voltage see Figure 7 and Figure 8 GND V V V I input voltage GND - GND - V V SW switch voltage - - V T amb ambient temperature C t/ V input transition rise and fall rate = 2.0 V ns/v = 4.5 V ns/v = 6.0 V ns/v = 10.0 V ns/v 12 mnb mnb045 GND (V) GND (V) operating area 6 operating area (V) (V) Fig 7. Guaranteed operating area as a function of the supply voltages for 74HC4052 Fig 8. Guaranteed operating area as a function of the supply voltages for 74HCT4052 Product data sheet Rev May of 26

7 10. Static characteristics Table 6. R ON resistance per switch for 74HC4052 and 74HCT4052 V I = V IH or V IL ; for test circuit see Figure 9. V is is the input voltage at a nyn or nz terminal, whichever is assigned as an input. V os is the output voltage at a nyn or nz terminal, whichever is assigned as an output. For 74HC4052: GND or = 2.0 V, 4.5 V, 6.0 V and 9.0 V. For 74HCT4052: GND = 4.5 V and 5.5 V, = 2.0 V, 4.5 V, 6.0 V and 9.0 V. Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to +85 C [1] R ON(peak) ON resistance (peak) V is = to = 2.0 V; = 0 V; I SW = 100 µ Ω = 4.5 V; = 0 V; I SW = 1000 µ Ω = 6.0 V; = 0 V; I SW = 1000 µ Ω = 4.5 V; = 4.5 V; I SW = 1000 µ Ω R ON(rail) ON resistance (rail) V is = = 2.0 V; = 0 V; I SW = 100 µ Ω = 4.5 V; = 0 V; I SW = 1000 µ Ω = 6.0 V; = 0 V; I SW = 1000 µ Ω = 4.5 V; = 4.5 V; I SW = 1000 µ Ω R ON ON resistance mismatch between channels T amb = 40 C to +125 C V is = = 2.0 V; = 0 V; I SW = 100 µ Ω = 4.5 V; = 0 V; I SW = 1000 µ Ω = 6.0 V; = 0 V; I SW = 1000 µ Ω = 4.5 V; = 4.5 V; I SW = 1000 µ Ω V is = to = 2.0 V; = 0 V Ω = 4.5 V; = 0 V Ω = 6.0 V; = 0 V Ω = 4.5 V; = 4.5 V Ω R ON(peak) ON resistance (peak) V is = to = 2.0 V; = 0 V; I SW = 100 µ Ω = 4.5 V; = 0 V; I SW = 1000 µ Ω = 6.0 V; = 0 V; I SW = 1000 µ Ω = 4.5 V; = 4.5 V; I SW = 1000 µ Ω Product data sheet Rev May of 26

8 Table 6. R ON resistance per switch for 74HC4052 and 74HCT4052 continued V I = V IH or V IL ; for test circuit see Figure 9. V is is the input voltage at a nyn or nz terminal, whichever is assigned as an input. V os is the output voltage at a nyn or nz terminal, whichever is assigned as an output. For 74HC4052: GND or = 2.0 V, 4.5 V, 6.0 V and 9.0 V. For 74HCT4052: GND = 4.5 V and 5.5 V, = 2.0 V, 4.5 V, 6.0 V and 9.0 V. Symbol Parameter Conditions Min Typ Max Unit R ON(rail) ON resistance (rail) V is = = 2.0 V; = 0 V; I SW = 100 µ Ω = 4.5 V; = 0 V; I SW = 1000 µ Ω = 6.0 V; = 0 V; I SW = 1000 µ Ω = 4.5 V; = 4.5 V; I SW = 1000 µ Ω V is = = 2.0 V; = 0 V; I SW = 100 µ Ω = 4.5 V; = 0 V; I SW = 1000 µ Ω = 6.0 V; = 0 V; I SW = 1000 µ Ω = 4.5 V; = 4.5 V; I SW = 1000 µ Ω [1] ll typical values are measured at T amb =25 C. When supply voltages ( ) near 2.0 V the analog switch ON resistance becomes extremely non-linear. When using a supply of 2 V, it is recommended to use these devices only for transmitting digital signals. 100 R ON (Ω) 80 (1) 001aai068 Vsw 60 (2) from select input Sn nyn V nz (3) Vis GND Isw 001aah V is (V) V is =0Vto( ). V is =0Vto( ). R ON = V (1) = 4.5 V sw I (2) =6V sw (3) =9V Fig 9. Test circuit for measuring R ON Fig 10. Typical R ON as a function of input voltage V is Product data sheet Rev May of 26

9 Table 7. Static characteristics for 74HC4052 Voltages are referenced to GND (ground = 0V). V is is the input voltage at pins nyn or nz, whichever is assigned as an input. V os is the output voltage at pins nz or nyn, whichever is assigned as an output. Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to +85 C [1] V IH HIGH-level input = 2.0 V V voltage = 4.5 V V = 6.0 V V = 9.0 V V V IL LOW-level input voltage = 2.0 V V = 4.5 V V = 6.0 V V = 9.0 V V I I input leakage current = 0 V; V I = or GND = 6.0 V - - ±1.0 µ = 10.0 V - - ±2.0 µ I S(OFF) I S(ON) OFF-state leakage current ON-state leakage current = 10.0 V; = 0 V; V I =V IH or V IL ; V SW = ; see Figure 11 per channel - - ±1.0 µ all channels - - ±2.0 µ V I =V IH or V IL ; V SW = ; = 10.0 V; = 0 V; see Figure ±2.0 µ I CC supply current =0V;V I = or GND; V is = or ; V os = or = 6.0 V µ = 10.0 V µ C I input capacitance pf C sw switch capacitance independent pins Y pf common pins Z pf T amb = 40 C to +125 C V IH HIGH-level input = 2.0 V V voltage = 4.5 V V = 6.0 V V = 9.0 V V V IL LOW-level input voltage = 2.0 V V = 4.5 V V = 6.0 V V = 9.0 V V I I input leakage current = 0 V; V I = or GND = 6.0 V - - ±1.0 µ = 10.0 V - - ±2.0 µ Product data sheet Rev May of 26

10 Table 7. Static characteristics for 74HC4052 continued Voltages are referenced to GND (ground = 0V). V is is the input voltage at pins nyn or nz, whichever is assigned as an input. V os is the output voltage at pins nz or nyn, whichever is assigned as an output. Symbol Parameter Conditions Min Typ Max Unit I S(OFF) I S(ON) OFF-state leakage current ON-state leakage current [1] ll typical values are measured at T amb =25 C. = 10.0 V; = 0 V; V I =V IH or V IL ; V SW = ; see Figure 11 per channel - - ±1.0 µ all channels - - ±2.0 µ V I =V IH or V IL ; V SW = ; = 10.0 V; = 0 V; see Figure ±2.0 µ I CC supply current =0V;V I = or GND; V is = or ; V os = or = 6.0 V µ = 10.0 V µ Table 8. Static characteristics for 74HCT4052 Voltages are referenced to GND (ground = 0V). V is is the input voltage at pins nyn or nz, whichever is assigned as an input. V os is the output voltage at pins nz or nyn, whichever is assigned as an output. Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to +85 C [1] V IH HIGH-level input voltage = 4.5 V to 5.5 V V V IL LOW-level input voltage = 4.5 V to 5.5 V V I I input leakage current V I = or GND; = 5.5 V; = 0 V - - ±1.0 µ I S(OFF) I S(ON) OFF-state leakage current ON-state leakage current = 10.0 V; = 0 V; V I =V IH or V IL ; V SW = ; see Figure 11 per channel - - ±1.0 µ all channels - - ±2.0 µ = 10.0 V; = 0 V; V I =V IH or V IL ; V SW = ; see Figure ±2.0 µ I CC supply current V I = or GND; V is = or ; V os = or = 5.5 V; = 0 V µ = 5.0 V; = 5.0 V µ I CC additional supply current per input; V I = 2.1 V; other inputs at or GND; = 4.5 V to 5.5 V; = 0 V µ C I input capacitance pf C sw switch capacitance independent pins Y pf common pins Z pf T amb = 40 C to +125 C V IH HIGH-level input voltage = 4.5 V to 5.5 V V V IL LOW-level input voltage = 4.5 V to 5.5 V V I LI input leakage current V I = or GND; = 5.5 V; = 0 V - - ±1.0 µ Product data sheet Rev May of 26

11 Table 8. Static characteristics for 74HCT4052 continued Voltages are referenced to GND (ground = 0V). V is is the input voltage at pins nyn or nz, whichever is assigned as an input. V os is the output voltage at pins nz or nyn, whichever is assigned as an output. Symbol Parameter Conditions Min Typ Max Unit I S(OFF) I S(ON) OFF-state leakage current ON-state leakage current [1] ll typical values are measured at T amb =25 C. = 10.0 V; = 0 V; V I =V IH or V IL ; V SW = ; see Figure 11 per channel - - ±1.0 µ all channels - - ±2.0 µ = 10.0 V; = 0 V; V I =V IH or V IL ; V SW = ; see Figure ±2.0 µ I CC supply current V I = or GND; V is = or ; V os = or = 5.5 V; = 0 V µ = 5.0 V; = 5.0 V µ I CC additional supply current per input; V I = 2.1 V; other inputs at or GND; = 4.5 V to 5.5 V; = 0 V µ from select input Isw Sn nyn nz Isw Vis GND Vos 001aah827 Fig 11. V is = and V os =. V is = and V os =. Test circuit for measuring OFF-state current HIGH from select input Isw Sn nyn nz Vos Vis GND 001aah828 Fig 12. V is = and V os = open-circuit. V is = and V os = open-circuit. Test circuit for measuring ON-state current Product data sheet Rev May of 26

12 11. Dynamic characteristics Table 9. Dynamic characteristics for 74HC4052 GND = 0 V; t r =t f = 6 ns; C L = 50 pf; for test circuit see Figure 15. V is is the input voltage at a nyn or nz terminal, whichever is assigned as an input. V os is the output voltage at a nyn or nz terminal, whichever is assigned as an output. Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to +85 C [1] t pd propagation delay V is to V os ; R L = Ω; see Figure 13 = 2.0 V; = 0 V ns = 4.5 V; =0 V ns = 6.0 V; =0 V ns = 4.5 V; = 4.5 V ns t on turn-on time E, Sn to V os ; R L = Ω; see Figure 14 [3] = 2.0 V; = 0 V ns = 4.5 V; = 0 V ns = 6.0 V; = 0 V ns = 4.5 V; = 4.5 V ns t off turn-off time E, Sn to V os ; R L =1 kω; see Figure 14 [4] = 2.0 V; = 0 V ns = 4.5 V; = 0 V ns = 6.0 V; = 0 V ns = 4.5 V; = 4.5 V ns C PD power dissipation capacitance per switch; V I = GND to [5] pf T amb = 40 C to +125 C t pd propagation delay V is to V os ; R L = Ω; see Figure 13 = 2.0 V; =0 V ns = 4.5 V; =0 V ns = 6.0 V; =0 V ns = 4.5 V; = 4.5 V ns t on turn-on time E, Sn to V os ; R L = Ω; see Figure 14 [3] = 2.0 V; = 0 V ns = 4.5 V; =0 V ns = 6.0 V; =0 V ns = 4.5 V; = 4.5 V ns t off turn-off time E, Sn to V os ; R L =1 kω; see Figure 14 [4] [1] ll typical values are measured at T amb =25 C. t pd is the same as t PHL and t PLH. [3] t on is the same as t PZH and t PZL. = 2.0 V; = 0 V ns = 4.5 V; =0 V ns = 6.0 V; =0 V ns = 4.5 V; = 4.5 V ns Product data sheet Rev May of 26

13 [4] t off is the same as t PHZ and t PLZ. [5] C PD is used to determine the dynamic power dissipation (P D in µw). P D = C PD V 2 CC f i N + Σ{(C L +C sw ) V 2 CC f o } where: f i = input frequency in MHz; f o = output frequency in MHz; N = number of inputs switching; Σ{(C L +C sw ) V 2 CC f o } = sum of outputs; C L = output load capacitance in pf; C sw = switch capacitance in pf; = supply voltage in V. Table 10. Dynamic characteristics for 74HCT4052 GND = 0 V; t r =t f = 6 ns; C L = 50 pf; for test circuit see Figure 15. V is is the input voltage at a nyn or nz terminal, whichever is assigned as an input. V os is the output voltage at a nyn or nz terminal, whichever is assigned as an output. Symbol Parameter Conditions Min Typ Max Unit T amb = 40 C to +85 C [1] t pd propagation delay V is to V os ; R L = Ω; see Figure 13 = 4.5 V; =0 V ns = 4.5 V; = 4.5 V ns t on turn-on time E, Sn to V os ; R L =1 kω; see Figure 14 [3] = 4.5 V; = 0 V ns = 4.5 V; = 4.5 V ns t off turn-off time E, Sn to V os ; R L =1 kω; see Figure 14 [4] = 4.5 V; = 0 V ns = 4.5 V; = 4.5 V ns C PD power dissipation capacitance per switch; V I = GND to 1.5 V [5] pf T amb = 40 C to +125 C t pd propagation delay V is to V os ; R L = Ω; see Figure 13 = 4.5 V; =0 V ns = 4.5 V; = 4.5 V ns t on turn-on time E, Sn to V os ; R L =1 kω; see Figure 14 [3] = 4.5 V; = 0 V ns = 4.5 V; = 4.5 V ns t off turn-off time E, Sn to V os ; R L =1 kω; see Figure 14 [4] [1] ll typical values are measured at T amb =25 C. t pd is the same as t PHL and t PLH. [3] t on is the same as t PZH and t PZL. [4] t off is the same as t PHZ and t PLZ. [5] C PD is used to determine the dynamic power dissipation (P D in µw). P D = C PD V 2 CC f i N + Σ{(C L +C sw ) V 2 CC f o } where: f i = input frequency in MHz; f o = output frequency in MHz; N = number of inputs switching; = 4.5 V; =0 V ns = 4.5 V; = 4.5 V ns Product data sheet Rev May of 26

14 Σ{(C L +C sw ) V 2 CC f o } = sum of outputs; C L = output load capacitance in pf; C sw = switch capacitance in pf; = supply voltage in V. V is input 50 % t PLH t PHL V os output 50 % 001aad555 Fig 13. Input (V is ) to output (V os ) propagation delays V I E, Sn inputs V M 0 V t PLZ t PZL V os output 10 % 50 % t PHZ t PZH V os output 90 % 50 % switch ON switch OFF switch ON 001aae330 Fig 14. For 74HC4052: V M = 0.5. For 74HCT4052: V M = 1.3 V. Turn-on and turn-off times Product data sheet Rev May of 26

15 V I negative pulse 0 V 90 % V M 10 % t W V M t f t r t r t f V I positive pulse 0 V 10 % 90 % V M t W V M V is PULSE GENERTOR V I DUT V os RL S1 open RT CL GND 001aae382 Fig 15. Definitions for test circuit; see Table 11: R T = termination resistance should be equal to the output impedance Z o of the pulse generator. C L = load capacitance including jig and probe capacitance. R L = load resistance. S1 = Test selection switch. Test circuit for measuring C performance Table 11. Test data Test Input Load S1 position V I V is t r, t f C L R L at f max other [1] t PHL, t PLH pulse < 2 ns 6 ns 50 pf 1 kω open t PZH, t PHZ < 2 ns 6 ns 50 pf 1 kω t PZL, t PLZ < 2 ns 6 ns 50 pf 1 kω [1] t r = t f = 6 ns; when measuring f max, there is no constraint to t r and t f with 50 % duty factor. V I values: a) For 74HC4052: V I = b) For 74HCT4052: V I = 3 V Product data sheet Rev May of 26

16 12. dditional dynamic characteristics Table 12. dditional dynamic characteristics Recommended conditions and typical values; GND =0V; T amb =25 C; C L =50pF. V is is the input voltage at pins nyn or nz, whichever is assigned as an input. V os is the output voltage at pins nyn or nz, whichever is assigned as an output. Symbol Parameter Conditions Min Typ Max Unit d sin sine-wave distortion f i = 1 khz; R L =10kΩ; see Figure 16 V is = 4.0 V (p-p); = 2.25 V; = 2.25 V % V is = 8.0 V (p-p); = 4.5 V; = 4.5 V % f i = 10 khz; R L =10kΩ; see Figure 16 V is = 4.0 V (p-p); = 2.25 V; = 2.25 V % V is = 8.0 V (p-p); = 4.5 V; = 4.5 V % α iso isolation (OFF-state) R L = 600 Ω; f i = 1 MHz; see Figure 17 = 2.25 V; = 2.25 V [1] db = 4.5 V; = 4.5 V [1] db Xtalk crosstalk between two switches/multiplexers; R L = 600 Ω; f i = 1 MHz; see Figure 18 = 2.25 V; = 2.25 V [1] db = 4.5 V; = 4.5 V [1] db V ct crosstalk voltage peak-to-peak value; between control and any switch; R L = 600 Ω; f i = 1 MHz; E or Sn square wave between and GND; t r =t f = 6 ns; see Figure 19 = 4.5 V; = 0 V mv = 4.5 V; = 4.5 V mv f ( 3dB) 3 db frequency response R L =50Ω; see Figure 20 = 2.25 V; = 2.25 V MHz = 4.5 V; = 4.5 V MHz [1] djust input voltage V is to 0 dbm level (0 dbm = 1 mw into 600 Ω). djust input voltage V is to 0 dbm level at V os for 1 MHz (0 dbm = 1 mw into 50 Ω). Sn V is 10 µf nyn/nz nz/nyn V os GND RL CL db 001aah829 Fig 16. Test circuit for measuring sine-wave distortion Product data sheet Rev May of 26

17 Sn V is 0.1 µf nyn/nz nz/nyn V os GND RL CL db 001aah871 = 4.5 V; GND = 0 V; = 4.5 V; R L =50Ω; R S =1kΩ. a. Test circuit 0 001aae332 α iso (db) f i (khz) b. Isolation (OFF-state) as a function of frequency Fig 17. Test circuit for measuring isolation (OFF-state) Sn V is 0.1 µf RL nyn/nz nz/nyn GND RL CL Sn nyn/nz nz/nyn V os RL GND RL CL db 001aah873 Fig 18. Test circuits for measuring crosstalk between any two switches/multiplexers Product data sheet Rev May of 26

18 2RL Sn, E 2RL V ct nyn nz G 2RL GND 2RL oscilloscope 001aah913 Fig 19. Test circuit for measuring crosstalk between control input and any switch Sn V is 10 µf nyn/nz nz/nyn V os GND RL CL db 001aah829 = 4.5 V; GND = 0 V; = 4.5 V; R L =50Ω; R S =1kΩ. a. Test circuit 5 V os (db) 3 001aad f (khz) b. Typical frequency response Fig 20. Test circuit for frequency response Product data sheet Rev May of 26

19 13. Package outline SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 D E X c y H E v M Z 16 9 Q 2 1 ( ) 3 pin 1 index θ L p 1 8 L e b p w M detail X mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max b p c D (1) E (1) e H (1) E L L p Q v w y Z Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included θ o 8 o OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT E07 MS Fig 21. Package outline SOT109-1 (SO16) Product data sheet Rev May of 26

20 SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm SOT338-1 D E X c y H E v M Z 16 9 Q 2 1 ( ) 3 pin 1 index 1 8 L detail X L p θ e b p w M mm scale DIMENSIONS (mm are the original dimensions) UNIT b p c D (1) E (1) e H E L L p Q v w y Z(1) max. mm θ o 8 o 0 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT338-1 MO Fig 22. Package outline SOT338-1 (SSOP16) Product data sheet Rev May of 26

21 DIP16: plastic dual in-line package; 16 leads (300 mil) SOT38-4 D M E seating plane 2 L 1 Z 16 e b b 1 9 b 2 w M c (e ) 1 M H pin 1 index E mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT 1 2 (1) (1) (1) max. b 1 b 2 c D E e L M Z min. max. b e 1 M E H w max mm inches Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT Fig 23. Package outline SOT38-4 (DIP16) Product data sheet Rev May of 26

22 TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT403-1 D E X c y H E v M Z 16 9 pin 1 index 2 1 Q ( ) 3 θ 1 8 e b p w M L detail X L p mm scale DIMENSIONS (mm are the original dimensions) UNIT b p c D (1) E (2) e H (1) E L L p Q v w y Z max. mm θ o 8 o 0 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT403-1 MO-153 EUROPEN PROJECTION ISSUE DTE Fig 24. Package outline SOT403-1 (TSSOP16) Product data sheet Rev May of 26

23 DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1 D B E 1 c terminal 1 index area detail X terminal 1 index area e 1 e b 2 7 v M w M C C B y 1 C C y L 1 8 E h e D h X mm scale DIMENSIONS (mm are the original dimensions) UNIT (1) max. 1 b c D (1) D h E (1) E h e e 1 L v w y y 1 mm Note 1. Plastic or metal protrusions of mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT MO EUROPEN PROJECTION ISSUE DTE Fig 25. Package outline SOT763-1 (DHVQFN16) Product data sheet Rev May of 26

24 14. Revision history Table 13. Revision history Document ID Release date Data sheet status Change notice Supersedes Product data sheet - 74HC_HCT4052_4 Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Table 1: changed SOT109-3 in SOT109-1 and SOT38-9 in SOT38-4 Figure 21: changed SOT109-3 in SOT109-1 Figure 23: changed SOT38-9 in SOT HC_HCT4052_ Product specification - 74HC_HCT4052_3 74HC_HCT4052_ Product specification - 74HC_HCT4052_CNV_2 74HC_HCT4052_CNV_ Product data sheet Rev May of 26

25 15. Legal information 15.1 Data sheet status Document status [1] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail Disclaimers General Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 16. Contact information For more information, please visit: For sales office addresses, please send an to: salesaddresses@nxp.com Product data sheet Rev May of 26

26 17. Contents 1 General description Features pplications Ordering information Functional diagram Pinning information Pinning Pin description Functional description Function table Limiting values Recommended operating conditions Static characteristics Dynamic characteristics dditional dynamic characteristics Package outline Revision history Legal information Data sheet status Definitions Disclaimers Trademarks Contact information Contents Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. For more information, please visit: For sales office addresses, please send an to: salesaddresses@nxp.com Date of release: 5 May 2008 Document identifier: