We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists. International authors and editors
|
|
- Melanie Sims
- 5 years ago
- Views:
Transcription
1 We are IntechOpen, the world s leadin publisher of Open Access books Built by scientists, for scientists 3, , M Open access books available International authors and editors Downloads Our authors are amon the 154 Countries delivered to TOP 1% most cited scientists 12.2% Contributors from top 500 universities Selection of our books indexed in the Book Citation Index in Web of Science Core Collection (BKCI) Interested in publishin with us? Contact book.department@intechopen.com Numbers displayed above are based on latest data collected. For more information visit
2 Fundamental Physical Aspects of Carbon Nanotube Transistors X Fundamental Physical Aspects of Carbon Nanotube Transistors Zoheir Kordrostami and Mohammad Hossein Sheikhi Department of Electrical Enineerin, Shiraz University Nanotechnoloy Research Institute, Shiraz University Shiraz, Iran 1. Introduction The increasin demand for ultra-hih speed processors, smaller dimensions and lower power consumption of interated circuits has made the technoloy scalin of the electronic components a challenin issue for device desiners. In past few decades, miniaturization of transistors has always obeyed the moore's law: the number of transistors that can be placed inexpensively on an interated circuit has doubled approximately every two years. Nanoscale field effect transistors in the sub-10 nm reime, suffer from short channel effects such as direct tunnelin from source to drain, increase in ate-leakae current and punchthrouh effect. These effects have posed severe problems for miniaturized transistors and directed the recent research toward better alternative semiconductors than silicon. Semiconductin carbon nanotubes (CNTs) because of their properties like lare mean free path, excellent carrier mobility and improved electrostatics at nanoscales as the result of their non-planar structure, have been known as the best ideal replacement for silicon. In particular, they exhibit ballistic transport over lenth scales of several hundred nanometers (Heinze, et al., 2006). Absence of the danlin bond states at the surface of CNTs and purely one-dimensional transport properties improve ate control while meetin ate leakae constrains and allows for a wide choice of ate insulators. That s why CNTs suppress the short channel effects in transistor devices. Symmetry of the conduction and valence bands makes CNTs advantaeous for complementary applications. CNTs are very attractive for nanoelectronic applications and can be used to achieve hih speed ballistic carbon nanotube field effect transistors (CNTFETs). Theoretically, CNTFETs could reach a hiher frequency domain (terahertz reime) than conventional semiconductor technoloies. CNTFETs, only a few years after the initial discovery of CNTs in 1991 by Sumio Iijima (Iijima, 1991) were first demonstrated in 1998 by Dekker et al. at Delft University (Tans, et al., 1998) and soon after by roups at IBM (Martel, et al., 1998) and Stanford University (Soh, et al., 1999). Intensive research has led to a sinificant proress in understandin the fundamental properties of CNTs. By usin a sinle-wall CNT as the channel between two electrodes which work as the source and drain contacts of a FET, a coaxial CNTFET can be fabricated. Coaxial devices are of special interest because their eometry allows for better electrostatics because the ate contact wraps all around the channel (CNT) and has a very ood control on carrier
3 170 Carbon Nanotubes transport. Type of Metal-CNT contacts plays crucial role in the output characteristics of the transistor. Heavily doped semiconductors because of the ability to form Ohmic contacts can be used as ideal electrodes but they suffer from hih parasitic resistance. Existence of potential barrier at the metal-cnt interface, chanes the device to a CNTFET resemblin to Schottky barrier MOSFETs. However, heavily doped CNT contacts can be used to et to a behavior similar to conventional MOSFETs. Understandin CNTFETs from electronic point of view requires a deep insiht for mesoscopic physics. For modellin a CNTFET, a powerful methodoloy with the abilities of solvin Schrödiner equation under non-equilibrium conditions in the presence of selfconsistent electrostatics and treatin couplin of the channel to contacts is needed. The nonequilibrium Green s function (NEGF) formalism provides a sound basis for quantum device simulations. In this chapter we aim to introduce different types of CNTFETs, their electrostatics and output characteristics. The chapter is oranized as follows: section 2 introduces different types of CNTFETs and typical desin parameters, section 3 explains different physical issues involved with CNTFETs and ultimately in section 4 we briefly describe the NEGF formalism and WKB treatment for simulatin CNTFETs. We use these methods to plot the curves for implyin physical aspects throuh the chapter. While explainin the important issues, new challenes for achievin a well-desined CNTFET will be explained. After readin this chapter, the reader should be able to distinuish how a specific type of CNTFETs behaves (both DC analysis and hih frequency response) and why. 2. Common CNTFET Desins 2.1 Types of CNTFETs There are two main types of CNTFETs that are bein currently studied, differin by their current injection methods. CNTFETs can be fabricated with Ohmic or Schottky contacts. The type of the contact determines the dominant mechanism of current transport and device output characteristics. CNTFETs are mainly divided into Schottky barrier CNTFETs (SB- CNTFETs) with metallic electrodes which form Schottky contacts and MOSFET-like CNTFETs with doped CNT electrodes which form Ohmic contacts. In SB-CNTFETs, tunnelin of electrons and holes from the potential barriers at the source and drain junctions constitutes the current. The barrier width is modulated by the application of ate voltae, and thus, the transconductance of the device is dependent on the ate voltae (Raychowdhury, et al., 2006). The other type of the CNTFETs takes advantae of the n-doped CNT as the contact. Potassium doped source and drain reions have been demonstrated and the behavior like MOSFETs have been experimentally verified (Javey, et al., 2005). In this type of transistors a potential barrier is formed at the middle of the channel and modulation of the barrier heiht by the ate voltae controls the current. 2.2 Typical Desins At this point, we consider two typical desins for two types of the CNTFETs and use them for investiation and comparison of the transistors behaviors. Let s consider two coaxial CNTFETs with a (13,0) ziza CNT as the channel which corresponds to a bandap of about 0.83 ev and a diameter of 1 nm. A 2 nm thick ZrO 2 with a relative permittivity of 25
4 Fundamental Physical Aspects of Carbon Nanotube Transistors 171 separates the ate electrode and the CNT. The ate is 10 nm lon and wrapped around the channel. The ate thickness is assumed 6 nm. SB-CNTFET employs an intrinsic CNT and 20 nm lon metallic contacts as the source and drain. A typical structure and the distribution of the potential enery on the channel are shown in fiure 1. The ate voltae makes the barriers near the source/drain thinner and increases the tunnelin current. Enery (ev) (a) S Gate voltae increase Gate Dielectric Dielectric Gate D V G =0.25 V V G =0.8 V Conduction Band V D =0.5 V Valence Band (b) Position (nm) Fi. 1. Schottky Barrier CNTFET, a) 2-D cross section of the coaxial structure with intrinsic CNT as the channel and metal source/drain contacts, b) Enery band diaram obtained from Poisson equation. The metal Fermi level is taken to be at the midap of the CNT. On the other hand the MOSFET-like CNTFET benefits from heavily doped ends of the CNT which act as Ohmic source and drain contacts. A typical structure of the MOSFET-like CNTFETs with 20 nm doped sections and its enery band diaram is shown in fiure 2. The source/drain dopin is 10-9 m -1 (~0.01 dopant per atom). In the followin sections of this chapter these two transistors will be compared to each other and the results can be eneralized to other desins. The curves of this chapter have been obtained usin the described methods in section Important Aspects of CNTFETs 3.1 Ambipolarity One of the important aspects of nanotube transistors is the ambipolarity or unipolarity of their current-voltae characteristics. SB-CNTFETs exhibit stron ambipolar behavior. For hih enouh ate voltaes the tunnelin probability of electrons throuh the source
5 172 Carbon Nanotubes Enery (ev) (a) S (b) Doped Reion Conduction band 0 Valence band Gate Dielectric Dielectric Gate Gate voltae increase Position (nm) V G =0 V V G =0.5 V D Doped Reion V D =0.5 V Fi. 2. MOSFET-like CNTFET, a) 2-D cross section of the coaxial structure with intrinsic CNT as the channel and doped CNT sections as source/drain contacts, b) Enery band diaram obtained from Poisson equation. Schottky barrier in the conduction band is hih and for the low and neative ate voltaes, a Schottky barrier is formed at the drain in valence band and tunnelin of holes increases the current. The enery bands for low and hih ate voltaes and the Schottky barriers are shown in fiure 1(b). However for MOSFET-like CNTFETs only positive ate voltaes because of lowerin the barrier in the channel increase the current. The enery bands for low and hih ate voltaes and the potential barrier in the channel are shown in fiure 2(b). It is clear from the fiures why the characteristics of these two transistors differ. The currentvoltae characteristics of the devices have been compared in fiure 3. Ambipolar behavior of the SB-CNTFETs constraints the use of these transistors in conventional CMOS loic families. We have proposed some methods to reduce or eliminate the ambipolarity in CNTFETs. Usin asymmetrical contact types we have introduced Schottky-Ohmic CNTFET which has a Schottky barrier at the CNT-metal interface at the source and an Ohmic contact at the drain at the channel-doped CNT interface (Kordrostami, et al., 2008). However, the device still suffers from band to band tunnelin. That is, in low or neative voltaes the electrons from the valence band can tunnel to the conduction band and contribute to the total current of the transistor and cause increase of the current in neative voltaes. We have compared the potential enery distribution of the channel of the transistors in fiure 4 (Kordrostami, 2007).
6 Fundamental Physical Aspects of Carbon Nanotube Transistors 173 Current (µa) V D =0.5 V SB-CNTFET MOSFET-like CNTFET Gate Voltae (V) Fi. 3. Comparison between the current-voltae characteristics of the SB and MOSFET-like CNTFETs. Ambipolar behavior of the SB-CNTFET and the unipolar characteristic of the MOSFET-like CNTFET can be seen from the curves. Source K-doped reion E Intrinsic reion MOS-CNTFET K-doped reion (a) Drain SB Metal contact SB Metal contact Schottky barrier E Schottky barrier E Intrinsic CNT Schottky barrier SB-CNTFET Intrinsic reion (b) Drain Metal contact (c) Drain SO-CNTFET K-doped reion Fi. 4. Potential enery distribution alon the carbon nanotube in three different CNTFET structures, a) MOSFET-like, b) Schottky barrier, c) Schottky-Ohmic (Kordrostami, 2007)
7 174 Carbon Nanotubes Double-ate structures can also reduce the ambipolarity while the CNT is still intrinsic. In the structure shown in fiure 5 the first ate controls carrier injection at the source and the second one acts like an electrostatic dopin and controls carrier injection at the drain which can be used to suppress the hole tunnelin current, for example by applyin the same voltae as the drain voltae to the second ate (Pourfath, et al., 2005). In this case, at any drain voltae the band ede profile near the drain contact will be flat like the band diaram in fiure 4(c). On the other hand, an advantae of an ambipolar SB-CNTFETs is that they can be used as either an n-type and p-type FET in a CMOS application (Guo and Lundstrom, 2009). In MOSFET-like CNTFETs with heavily doped source and drain reions, when applyin a neative ate voltae, the band to band tunnelin may lead to ambipolarity. For suppressin this effect in MOSFET-like CNTFETs we proposed a non-uniform dopin profile as shown in fiure 6 (Hassaninia, et al., 2008b). This reduces the radient of the channel potential barrier at each interface between the intrinsic and doped sections of the CNT and suppresses the band to band tunnelin and ambipolar conduction. (b) S 15 nm Gate 1 Gate 1 Carbon Nanotube 30 nm Oxide Oxide 15 nm Gate 2 Gate 2 Fi. 5. Double ate CNTFET (Hassaninia, et al., 2008a). The first ate modulates the source tunnelin current and the second ate in fact eliminates the Schottky barrier at the drain (path for tunnelin of the holes in the valence band). D Fi. 6. a) Cross section of the CNTFET. (b) Step and linear dopin profiles for the MOSFETlike structure versus position.
8 Fundamental Physical Aspects of Carbon Nanotube Transistors Hih Permittivity Gate Dielectrics The relatively low dielectric constant of SiO 2 (at 3.9) limits its use in transistors as ate lenths scale down to tens of nanometers. As the device dimensions approach the 10 nm reime, stron electrostatic couplin of source/drain electrodes arises fundamental challenes especially about the ate control over the channel. Enhancin the ate efficiency requires thinner ate oxides. However, due to excessive direct tunnelin leakae currents throuh the ultra-thin dielectric, the ate dielectric layer is already approachin its limit (~ 1nm) and the only feasible way is to use hih-κ ate dielectrics which afford hih ate capacitance without relyin on ultra-small film thickness (Javey, et al., 2002). The most common ate oxides for nanotransistors are Zirconium 1 (ZrO 2 ) and Hafnium dioxide (HfO 2 ) with relative permittivities about 25 and 16 respectively. The current versus the dielectric constant of the oxide in both types of transistors has been shown in fiure ZrO ZrO 2 6 HfO 2 HfO Al 2 O 3 1 Al 2 O MOSFET-like CNTFET 0.8 SB-CNTFET SiO 2 (a) (b) Dielectric Constant Dielectric Constant SiO 2 Fi. 7. The effect of the dielectric constant on the on current of the transistors in the on state. (V G =V D =0.5 V). Current (µa) Current (µa) 3.3 On/Off Current Comparison shows that MOSFET-like CNTFETs due to absence of Schottky barriers have a lower off leakae current. On the other hand, in the on state, there is no barrier at the sourcechannel junction and hence, the device demonstrates sinificantly hiher on current. The minimum current of the SB-CNTFETs occurs when the contribution of the electron and hole tunnelin currents to the total current becomes equal, that is when V G = V D /2 where the enery band diaram is symmetric. For each power supply voltae (V D ), the off-current is defined at the minimal leakae point V G (off)=v D /2 and the on-current is defined at V G (on)=v G (off)+v D. There exists a trade-off: reducin the off-current by lowerin the power supply voltae derades the on-current. 3.4 Transconductance The transconductance ( m ) of the SB-CNTFETs is severely limited by the Schottky barriers in the on state. The transconductances of the devices as a function of the ate voltae have 1 The name Zirconium oriinates from the Persian word 'zarun' meanin old-like.
9 176 Carbon Nanotubes been compared to each other in fiure 8(a). It is seen that transconductance of the MOSFETlike CNTFET is hiher than the SB-CNTFET. Fiure 8(b) plots CNTFET on state transconductance versus the ate dielectric constant for four types of widely used ate insulators. The hih-κ ate insulator improves the CNTFET performance by reducin the selfconsistent potential produced by the chare on the tube (Guo, 2004). For the SB-CNTFETs the transconductance tends to saturate when the ate insulator dielectric constant is lare. The reason is that the self-consistent potential produced by the chare on the tube is already small and further improvin the ate dielectric constant does not help to sinificantly reduce the Schottky barrier thickness and the transistor performance (Guo, 2004). Transconductance (µs) SB-CNTFET MOSFET-like CNTFET V D =0.5 V Transconductance (µs) SiO 2 (a) (b) Gate Voltae (V) Dielectric Constant Fi. 8. Transconductance of the CNTFETs, a) m versus the ate voltae, b) m variations with respect to the dielectric constant V G =V D =0.5 V HfO 2 Al 2 O 3 SB-CNTFET MOSFET-like CNTFET ZrO Gate Capacitance For a one dimensional nanotube FET, the total capacitance between the ate and the channel (ate capacitance) depends both on the eometry and the density of states (DOS). If the electrostatic potential on the channel (V S ) is uniform, then the voltae drop over the ate oxide is also uniform and the ate voltae V G is the summation of the channel potential and the voltae drop over the ate oxide. This can be modeled as the potential division between two capacitances which means the ate capacitance (total capacitance) can be modeled as the series of the electrostatic (eometry dependent) capacitance and the quantum (DOS dependent) capacitance as shown in fiure 9. Gate capacitance can be calculated from: C = Q (1) V G where Q is the total chare on the ate electrode (which has the same manitude but an opposite sin as the total net chare of the CNT) and V G is the ate voltae. The ate oxide plays the role of the dielectric between the plates of the oxide (electrostatic) capacitance which can be expressed as: C = 2 πεl ox t ox + r Ln r CNT CNT (2)
10 Fundamental Physical Aspects of Carbon Nanotube Transistors 177 where t ox is the ate dielectric thickness, ε is the dielectric constant of the ate insulator, L is the ate lenth and r CNT is the nanotube diameter. Since the chare on the channel (Q) can be derived from CNT density of states and the Fermi level for a iven channel potential, the quantum capacitance can be calculated from: C = Q (3) q V s where V s is the channel potential. For MOSFET-like CNTFETs V s and Q can be defined as the potential enery and chare density at the top of the channel potential barrier. Gate Metal Channel Potential C ox C q Fi. 9. Series combination of the oxide and quantum capacitances and the voltae drop on the capacitances. The above derivation is strictly valid only when V S is position-independent, otherwise the definition of the oxide capacitance breaks down (Guo, et al., 2007). The ate capacitances of the transistors versus the dielectric constant are shown in fiure 10. Gate Capacitance (af) V G =V D =0.5 V V G =V D =0.5 V ZrO HfO Al 2 O HfO 2 ZrO Al 2 O SB-CNTFET MOSFET-like CNTFET SiO (a) SiO 2 (b) Dielectric Constant Dielectric Constant Fi. 10. Gate capacitance versus the dielectric constant a) SB-CNTFET b) MOSFET-like CNTFET. Gate Capacitance (ff) The enery at the top of the barrier in the channel depends on the ate voltae and on the chare at the top of the barrier. When C is small, the ate voltae controls the chare at the top of the barrier (which is independent of the drain voltae) and for lare ox C ox, the ate voltae controls the potential at the top of the barrier, which is independent of the drain
11 178 Carbon Nanotubes voltae (Guo and Lundstrom, 2006). In bulk devices like conventional MOSFETs, the quantum capacitance is larer than the oxide capacitance, however, CNTFETs usually work in the quantum capacitance limit (C q <<C ox ). We have compared the effect of the ate thickness on the ate capacitances of a completely ated and a partially ated SB-CNTFET. The results are shown in fiure 11 and imply that the thicker ate increases C in the partially ated and has no effect in a completely ated SB-CNTFET (Kordrostami and Sheikhi, 2009b) Gate Capacitance (F) C Complete Gate P Partial Gate V G =0.4 V V D =0.4 V Gate Thickness (nm) Fi. 11. Gate capacitances for two types of SB-CNTFET. The channel is an intrinsic 50 nm lon (19,0) ziza CNT, the ate lenth in partially ated SB-CNTFET is 5 nm and the dielectric is SiO 2 with a permittivity of Frinin Capacitance The frinin fields between the ate metal and source and drain contacts result in capacitances which are called frinin or parasitic capacitances. Frinin field becomes more important when the channel lenth of a CNTFET is reduced. This could be comparable to the intrinsic device capacitances, and hence must be considered. In practice, appropriate electrode eometries are required to minimize the frinin field parasitic capacitances so that the parasitic capacitance due to frinin fields become neliible compared to the ate capacitance required to modulate the conductance, for example, by usin 1-D metallic electrodes or nanotubes themselves as the electrodes (Yu, et al., 2006). We have investiated the effect of the contact eometry on the electrostatics of both SB-CNTFETs and MOSFETlike CNTFETs which clearly verifies the contribution of the frinin field to the device electrostatics and frequency response (kordrostami and Sheikhi, 2009a). 3.7 Cutoff Frequency The unity current ain cutoff frequency (the frequency at which the current ain falls to unity) is usually used to describe hih-frequency performance of a transistor. The cutoff frequency of the intrinsic CNTFET is called the intrinsic and the cutoff frequency of the CNTFET with inclusion of the parasitic capacitances is called the extrinsic cutoff frequency. When the parasitic capacitances are small the extrinsic cutoff frequency approaches the
12 Fundamental Physical Aspects of Carbon Nanotube Transistors 179 intrinsic cutoff frequency. We compute the cutoff frequency (f T ) usin the quasi-static approximation. The quasi-static treatment works well when the sinal varies slowly compared to the time constant determined by the intrinsic ate capacitance and the channel inductance (Guo, et al., 2005). The small-sinal circuit model for a CNTFET based on the quasi-static approximation, which includes the equivalent capacitive and resistive elements, but omits the equivalent inductive elements, is shown in fiure 12. Gate Drain C (parasitic) C s C d (parasitic) DC m V s d R d Drain R s Source Fi. 12. Small-sinal circuit model for a nanotube transistor includin intrinsic and extrinsic elements. By usin the circuit model, we can enerally write for the cutoff frequency: 1 2πf T = ( R S + R D ) C d + 1 m ( C + C s + C d ) + d m ( R S + R D )( C + C s + C d ) (4) Where m is the transconductance, intrinsic ate capacitance and R S and R D are the parasitic resistances, C is the C s and C d are the parasitic capacitances (Burke, 2004). Calculation of the parasitic capacitances between the ate and source (drain) electrode requires separate electrostatic computations. If the parasitic resistances are excluded from the calculations we have: f T 1 = 2π C + C m s + C d (5) The cutoff frequency of the intrinsic transistor without parasitic capacitances is: f T = 1 2π C m (6) In CNTFETs the intrinsic cutoff frequency can be determined in terms of the ratio of the chane in the current to the chane in the channel chare: 1 1 V m m G D f T = VD = V ( on) = D VD = V 2π C 2π C VG 2π QCh 1 I D ( on) (7)
13 180 Carbon Nanotubes Where, I D is the source drain current and iven as (Yoon, et al., 2006): Q Ch is the total chare in the CNT channel and is Q Ch = q L Ch 0 N ( x) dx (8) e where N e (x) is the electron density as a function of the channel position and L Ch is the channel lenth. The intrinsic cutoff frequencies of the transistors with respect to the channel lenth have been compared in fiure 13. The shorter the channel the larer the cutoff frequency of the CNTFET. Cutoff Frequency (Hz) 4 x SB-CNTFET V G =V D =0.5 V Cutoff Frequency (Hz) 5 x 109 (a) (b) Gate Lenth (nm) Gate Lenth (nm) Fi. 13. Intrinsic cutoff frequency versus the channel lenth calculated for the typical desins in section 2.2, for a) SB-CNTFET, b) MOSFET-like CNTFET. x MOSFET-like CNTFET V G =V D =0.5 V Cutoff Frequency (Hz) C Complete Gate P Partial Gate V G =0.4 V V D =0.4 V Gate Thickness (nm) Fi. 14. Cutoff frequency of two types of SB-CNTFETs. The channel is an intrinsic 50 nm lon (19,0) ziza CNT, the ate lenth in partially ated SB-CNTFET is 5 nm and the dielectric is SiO 2 with a permittivity of 3.9.
14 Fundamental Physical Aspects of Carbon Nanotube Transistors 181 From the equation 5 it can be concluded that the cutoff frequency is inversely proportional to the frinin capacitances. For example the partially ated SB-CNTFET has a hiher cutoff frequency than the complete ate SB-CNTFETs because the frinin capacitances between metal electrodes are lower in partially ated SB-CNTFETs (Kordrostami and Sheikhi, 2009b). fiure 14 shows the reduction of the cutoff frequency when the ate metal is thicker because of the increase of the frinin capacitances. 3.8 Intrinsic Delay The main limitation to a faster intrinsic delay time is the ate capacitance resultin from frinin fields throuh the hih-κ dielectric directly from the ate to source and ate to drain (Khairul and Roer, 2006). The intrinsic delay is one of the most important performance metrics for diital electronic applications and characterizes how fast a transistor switches. The switchin delay can be calculated from: Where Qon Qoff τ = (9) I On Q on is the total chare of the channel at on state (V G = V D(on) ) and Q off is the total chare of the channel at off state (V G =0, V D = V D(on) ) and I On is the on current (Yoon, et al., 2006). The calculated intrinsic delays of the typical transistors are shown in fiure 15. Intrinsic Delay (ps) SB-CNTFET MOSFET-like CNTFET Gate Lenth (nm) Fi. 15. Intrinsic delays of the SB-CNTFET and the MOSFET-like CNTFET versus the ate lenth. Loner channel lenth leads to larer latency. The on state is defined when V G =V D =0.5 V and the off state is defined as V G =0 V and V D =0.5 V. 4. Physical modellin of the CNTFETs As electronic devices are bein downscaled to nanometer rane, the validity of the conventional modelin approaches becomes questionable. The quantitative simulation methods for nanoscale devices should incorporate an understandin of both atomistic structures and quantum mechanical effects.
15 182 Carbon Nanotubes In the followin sections, we describe two common methodoloies which can simulate the CNTFETs efficiently: NEGF formalism and WKB method for SB-CNTFETs. 4.1 NEGF Formalism The non-equilibrium Green s function (NEGF) formalism provides a sound basis for modelin quantum devices, due to the followin reasons: - Atomic-level description of the channel. - Channel-contact interfaces can be treated by describin open boundary conditions for the Schrödiner equation. - Dissipative scatterin processes and other phenomena like liht emission can be modeled. - Considerin quantum mechanical tunnelin throuh Schottky barriers at the metal/nanotube contacts, tunnelin and reflection at barriers in the nanotube channel and band to band tunnelin. In this section, we ive a brief summary of the NEGF simulation procedure and how to apply the approach to a nanotransistor. The procedure is as follows (Guo and Lundstrom, 2009): - Identify a suitable basis set and Hamiltonian matrix (H) for an isolated channel. - Compute the self-enery matrixes ( ΣS and Σ D ). - Compute the retarded Green s function (G). - Determine the physical quantities of interest from the Green s function. - Solve NEGF transport equation iteratively with the Poisson equation until selfconsistency is achieved. - Calculate the drain current. The procedure starts with an initial uess for the potential of the channel and then the chare density is calculated from the NEGF equations. For a iven chare density, the Poisson equation is solved to obtain the electrostatic potential in the nanotube channel. Next, the computed potential profile is used as the input for the NEGF transport equation, and an improved estimate for the chare density is obtained. The iteration between the Poisson equation and the NEGF transport equation continues until self-consistency is achieved. At this time, all the physical quantities are exact and the current can be calculated. The Green s function can be calculated from: + [( E + i0 ) I H Σ Σ ] 1 G (10) = S D Where H is the Hamiltonian matrix and Σ S, D is the self enery matrixes for the source/drain interfaces. The device and the methodoloy are shown in fiure 16. Table 1 describes the NEGF formalism and how the physical quantities can be calculated. By choosin appropriate self-enery matrixes, the procedure can be implemented to model both types of the CNTFETs. The computationally expensive part of the procedure is calculatin the Green s function. Usin the real space basis set for calculation of the Hamiltonian matrix for the CNT channel leads to a matrix whose size is the total number of carbon atoms in the nanotube. In CNTFETs the mode space basis which uses the periodic boundary condition around the circumference of the nanotube is the appropriate approach
16 Fundamental Physical Aspects of Carbon Nanotube Transistors 183 for calculation of the Hamiltonian of the channel because this approach sinificantly reduces the size of the Hamiltonian matrix. After calculation of the transmission coefficient (Table 1), the current of the transistor can be computed from Landauer-Buttiker formula: 4e I = T E [ fs E fd E ]de h ( ) ( ) ( ) (11) Where fs, D( E) is the Fermi function at the source/drain contact. Poisson Given Chare Density Self-Consistent potential E F Source [Σ S ] Iterate until self-consistency Gate CNT [H] NEGF Given Self-Consistent potential Chare Density E F -V DS [Σ D ] Drain Fi. 16. The iterative method (NEGF) for calculatin the potential and the chare density of the channel and the structure of the CNTFET under investiation. Physical Quantity Broadenin function Spectral function Correlation function Γ Matrix Computation + + S = i [ ΣS ΣS ], ΓD = i [ ΣD ΣD] + [ AS ( E) ] = GΓS G + [ A ( E ] = GΓ G D ) n D [ A S ] f S [ A D ] f D [ G ( E)] = + Description Related to the broadened density of states in the channel. Diaonal elements ive the LDOS at enery E in that representation: 1 D( E) = Trace[ A( E) ] 2π The matrix version of the electron density per unit enery. From [ G n ( E)] density matrix can be calculated. Density 1 Diaonal elements ive the electron [ ρ ] = [ G n ( E)] de Matrix 2π density: n ( x) = Dia[ ρ] Transmission + Transmission probability from source T( E) = Trace[ ΓSGΓ DG ] Coefficient to drain. Table 1. NEGF formalism and the description of physical quantities.
17 184 Carbon Nanotubes 4.2 WKB Treatment of Schottky Barrier CNTFETs The Wentzel-Kramers-Brillouin (WKB) approximation can be used to solve Schrödiner equation and find the tunnelin probability at the source/drain-metal interface. This method is assumed a semi-classical approach. The channel potential distribution can be found by solvin Laplace equation. The potential of the channel found from Laplace equation is valid as far as the device works in the quantum capacitance limit. At this limit, the nanotube quantum capacitance is very small and the associated accumulated chare is close to zero (Jiménez, et al., 2006 ). That s why the Laplace equation is valid under this condition. By usin WKB method and solvin Schrödiner equation, the transmission coefficient of the channel (probability of tunnelin throuh the Schottky Barriers) is achieved which is a function of the potential enery: z T ( E) = exp 2 2 k( z) dz (12) z1 Where z 1 and z 2 are classical turnin points and k(z) is the wave number which can be calculated from: 2 2 E k( z) = [ E + ev( z) ] 2 (13) 3aV 0 2 where a = nm, E = 0.83 ev and V 0 = 2.5 ev are the Carbon Carbon bond lenth, the CNT band ap and the tiht-bindin parameter, respectively. V(z) is the electrostatic potential alon the CNT and is obtained by solvin the Laplace equation. The computed potential profile is used as the input for the transmission coefficient and ultimately the current can be calculated from equation 11 (Kordrostami and Sheikhi, 2009c). The Schottky barrier, potential variations and the classical turnin points are shown in fiure 17. Carbon nanotube Metal Conduction band T(E) V(z) Schottky Barrier Valence band z 2 z 1 Fi. 17. Schottky barrier, potential variations near the channel-contact interface and the classical turnin points which show the tunnelin path.
18 Fundamental Physical Aspects of Carbon Nanotube Transistors Conclusion The current-voltae characteristic of the SB-CNTFETs is ambipolar and the MOSFET-like CNTFETs exhibit unipolar characteristics. Asymmetric contact types and double ate structures are two ways for suppressin the ambipolarity of the SB-CNTFETs. Linear dopin profile in MOSFET-like CNTFETs can reduce the band to band tunnelin leakae current in neative voltaes. Hih permittivity dielectrics are needed to ensure the proper control of the ate on the channel at the oxide thickness limit. The cutoff frequency of the CNTFETs severely depends on the ate and frinin capacitances. 1-D contacts can make the frinin capacitances as small as possible. Partially ated SB-CNTFET has smaller frinin capacitances and thus hiher cutoff frequency in comparison with completely ated SB- CNTFET. Two simulation methodoloies are reliable for modellin CNTFETs: NEGF transport equation self-consistently with Poisson equation for both types of the transistors and semi-classical WKB method for calculatin the tunnelin current throuh Schottky barriers in SB-CNTFETs. By usin the simulation methods we discussed some trade-offs between different parameters of a particular CNTFET desin. In order to achieve a welldesined nanotransistor, a compromise is always needed between different parameters. 6. References Burke, P. J. (2004). AC performance of nanoelectronics: towards a ballistic THz nanotube transistor. Solid-State Electronics, 48, 10-11, , Guo, J. (2004). Carbon Nanotube Electronics: Modelin, Physics, and Applications. Purdue University. Guo, J., Hasan, S., Javey, A., Bosman, G. and Lundstrom, M. (2005). Assessment of hih frequency performance potential of carbon nanotube transistors. IEEE transactions on Nanotechnoloy, 4, 6, , X. Guo, J. and Lundstrom, m. (2006). Nanoscale Transistors: Device Physics, Modelin and Simulation, Spriner, , United States of America. Guo, J. and Lundstrom, M. (2009). Device Simulation of SWNT-FETs, In: Carbon Nanotube Electronic, Javey, A. and Kon J., (Ed.), Spriner, , New York, USA. Guo, J., Yoon, Y. and Ouyan, Y. (2007). Gate Electrostatics and Quantum Capacitance of Graphene Nanoribbons. Nano Letters, 7, 7, , Hassaninia, I., Kordrostami, Z., Sheikhi, M. H. and Ghayour, R. (2008a). Non-Equilibrium Green s Function Calculations for Double Gate Coaxial Carbon Nanotube FETs. Proceedins of Nanostructures. March 2008, Kish Island, Iran. Hassaninia, I., Sheikhi, M. H. and Kordrostami, Z. (2008b). Simulation of carbon nanotube FETs with linear dopin profile near the source and drain contacts. Solid-State Electronics, 52, 6, , Heinze, S., Tersoff, J. and Avouris, P. (2005). Carbon Nanotube Electronics and Optoelectronics, In: Introducin Molecular Electronics, Cuniberti, G. and Richter, K., (Ed.), , Spriner, , Netherlands. Iijima, S. (1991). Helical microtubules of raphitic carbon. Nature, 354, 6348, Javey, A., Kim, H., Brink, M., Wan, Q., Ural, A., Guo, J., McIntyre, P., McEuen, P., Lundstrom, M. and Dai, H. (2002). Hih-[kappa] dielectrics for advanced carbonnanotube transistors and loic ates. Nat Mater, 1, 4, ,
19 186 Carbon Nanotubes Javey, A., Tu, R., Farmer, D. B., Guo, J., Gordon, R. G. and Dai, H. (2005). Hih Performance n-type Carbon Nanotube Field-Effect Transistors with Chemically Doped Contacts. Nano Letters, 5, 2, , Jiménez, D., Cartoixà, X., Miranda, E., Suñé, J., Chaves, A. F. and Roche, S. (2006 ). A drain current model for Schottky-barrier CNT-FETs Computational Electronics, 5, 4, Khairul, A. and Roer, K. L. (2006). Dielectric scalin of a zero-schottky-barrier, 5 nm ate, carbon nanotube transistor with source/drain underlaps. Journal of Applied Physics, 100, 2, Kordrostami, Z. (2007). Circuit Modelin of Carbon Nanotube Transistors and Interconnects for Interated Circuit Applications. Electrical and Electronic Enineerin. Shiraz University. Kordrostami, Z., Hassaninia, I. and Sheikhi, M. H. (2008). Unipolar Schottky-Ohmic carbon nanotube field effect transistor. Proceedins of 3rd IEEE International Conference on Nano/Micro Enineered and Molecular Systems, , , Jan kordrostami, Z. and Sheikhi, M. H. (2009a). Contact Geometry dependent Electrostatics of Carbon Nanotube Transistors, Nanoscience and Technoloy, September 2009, Beijin, China. Kordrostami, Z. and Sheikhi, M. H. (2009b). Hih Speed Switchin Performance of Carbon Nanotube Field Effect Transistors, Nanotech Europe, September 2009, Berlin, Germany. Kordrostami, Z., Sheikhi, M. H. (2009c). Schottky Barrier Field Effect Transistors with a Strained Carbon Nanotube Channel. Journal of Computational and Theoretical Nanoscience, 7, 6, , Martel, R., Schmidt, T., Shea, H. R., Hertel, T. and Avouris, P. (1998). Sinle- and multi-wall carbon nanotube field-effect transistors. Applied Physics Letters, 73, 17, Pourfath, M., Unersboeck, E., Gehrin, A., Kosina, H., Selberherr, S., Park, W.-J. and Cheon, B.-H. (2005). Numerical Analysis of Coaxial Double Gate Schottky Barrier Carbon Nanotube Field Effect Transistors. Journal of Computational Electronics, 4, 1, 75-78, Raychowdhury, A., Keshavarzi, A., Kurtin, J., De, V. and Roy, K. (2006). Carbon Nanotube Field-Effect Transistors for Hih-Performance Diital Circuits; DC Analysis and Modelin Toward Optimum Transistor Structure. IEEE Transactions on Electron Devices, 53, 11, , Soh, H. T., Quate, C. F., Morpuro, A. F., Marcus, C. M., Kon, J. and Dai, H. (1999). Interated nanotube circuits: Controlled rowth and ohmic contactin of sinlewalled carbon nanotubes. Applied Physics Letters, 75, 5, , Tans, S., Verschueren, A. and Dekker, C. (1998). Room-temperature transistor based on a sinle carbon nanotube. Nature 393, 49 52, Yoon, Y., Yijian, O. and Jin, G. (2006). Effect of phonon scatterin on intrinsic delay and cutoff frequency of carbon nanotube FETs., IEEE Transactions on Electron Devices, 53, 10, , Yu, Z., Rutherlen, C. and Burke, P. J. (2006). Microwave nanotube transistor operation at hih bias. Applied Physics Letters, 88, 23, ,
20 Carbon Nanotubes Edited by Jose Mauricio Marulanda ISBN Hard cover, 766 paes Publisher InTech Published online 01, March, 2010 Published in print edition March, 2010 This book has been outlined as follows: A review on the literature and increasin research interests in the field of carbon nanotubes. Fabrication techniques followed by an analysis on the physical properties of carbon nanotubes. The device physics of implemented carbon nanotubes applications alon with proposed models in an effort to describe their behavior in circuits and interconnects. And ultimately, the book pursues a sinificant amount of work in applications of carbon nanotubes in sensors, nanoparticles and nanostructures, and biotechnoloy. Readers of this book should have a stron backround on physical electronics and semiconductor device physics. Philanthropists and readers with stron backround in quantum transport physics and semiconductors materials could definitely benefit from the results presented in the chapters of this book. Especially, those with research interests in the areas of nanoparticles and nanotechnoloy. How to reference In order to correctly reference this scholarly work, feel free to copy and paste the followin: Zoheir Kordrostami and Mohammad Hossein Sheikhi (2010). Fundamental Physical Aspects of Carbon Nanotube Transistors, Carbon Nanotubes, Jose Mauricio Marulanda (Ed.), ISBN: , InTech, Available from: InTech Europe University Campus STeP Ri Slavka Krautzeka 83/A Rijeka, Croatia Phone: +385 (51) Fax: +385 (51) InTech China Unit 405, Office Block, Hotel Equatorial Shanhai No.65, Yan An Road (West), Shanhai, , China Phone: Fax:
21 2010 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the Creative Commons Attribution-NonCommercial- ShareAlike-3.0 License, which permits use, distribution and reproduction for non-commercial purposes, provided the oriinal is properly cited and derivative works buildin on this content are distributed under the same license.
A Numerical Study of Scaling Issues for Schottky Barrier Carbon Nanotube Transistors
A Numerical Study of Scaling Issues for Schottky Barrier Carbon Nanotube Transistors Jing Guo, Supriyo Datta and Mark Lundstrom School of Electrical and Computer Engineering, Purdue University, West Lafayette,
More informationElectrostatics of Nanowire Transistors
Electrostatics of Nanowire Transistors Jing Guo, Jing Wang, Eric Polizzi, Supriyo Datta and Mark Lundstrom School of Electrical and Computer Engineering Purdue University, West Lafayette, IN, 47907 ABSTRACTS
More informationEvaluation of Electronic Characteristics of Double Gate Graphene Nanoribbon Field Effect Transistor for Wide Range of Temperatures
Evaluation of Electronic Characteristics of Double Gate Graphene Nanoribbon Field Effect Transistor for Wide Range of Temperatures 1 Milad Abtin, 2 Ali Naderi 1 Department of electrical engineering, Masjed
More information3D Simulation of coaxial carbon nanotube field effect transistor
3D Simulation of coaxial carbon nanotube field effect transistor Dinh Sy Hien, Nguyen Thi Luong, Thi Tran Anh Tuan and Dinh Viet Nga HCM University of Natural Sciences, 7 Nguyen Van Cu Street, 5 District,
More informationImpact of sidewall spacer on gate leakage behavior of nano-scale MOSFETs
PACS 85.0.Tv Impact of sidewall spacer on ate leakae behavior of nano-scale MOSFETs Ashwani K. Rana 1, Narottam Chand, Vinod Kapoor 1 1 Department of Electronics and Communication, National Institute of
More informationAvailable online at ScienceDirect. Procedia Materials Science 11 (2015 )
Available online at www.sciencedirect.com ScienceDirect Procedia Materials Science 11 (2015 ) 287 292 5th International Biennial Conference on Ultrafine Grained and Nanostructured Materials, UFGNSM15 Tunneling
More informationResearch Article Analyses of Short Channel Effects of Single-Gate and Double-Gate Graphene Nanoribbon Field Effect Transistors
Materials Volume 6, Article ID 84469, 8 pages http://dx.doi.org/.55/6/84469 Research Article Analyses of Short Channel Effects of Single-Gate and Double-Gate Graphene Nanoribbon Field Effect Transistors
More informationI-V characteristics model for Carbon Nanotube Field Effect Transistors
International Journal of Engineering & Technology IJET-IJENS Vol:14 No:04 33 I-V characteristics model for Carbon Nanotube Field Effect Transistors Rebiha Marki, Chérifa Azizi and Mourad Zaabat. Abstract--
More informationThree-Dimensional Electrostatic Effects of Carbon Nanotube Transistors
Three-Dimensional Electrostatic Effects of Carbon Nanotube Transistors Neophytos Neophytou, Jing Guo* and Mark Lundstrom School of ECE, Purdue University, West Lafayette, IN, 47907 *Department of ECE,
More informationNOVEL STRUCTURES FOR CARBON NANOTUBE FIELD EFFECT TRANSISTORS
International Journal of Modern Physics B Vol. 23, No. 19 (2009) 3871 3880 c World Scientific Publishing Company NOVEL STRUCTURES FOR CARBON NANOTUBE FIELD EFFECT TRANSISTORS RAHIM FAEZ Electrical Engineering
More informationUnique Characteristics of Vertical Carbon Nanotube Field-effect Transistors on Silicon
www.nmletters.org Unique Characteristics of Vertical Carbon Nanotube Field-effect Transistors on Silicon Jingqi Li 1,, Weisheng Yue 1, Zaibing Guo 1, Yang Yang 1, Xianbin Wang 1, Ahad A. Syed 1, Yafei
More informationModeling of High Voltage AlGaN/GaN HEMT. Copyright 2008 Crosslight Software Inc.
Modelin of Hih Voltae AlGaN/GaN HEMT Copyriht 2008 Crossliht Software Inc. www.crossliht.com 1 Introduction 2 AlGaN/GaN HEMTs - potential to be operated at hih power and hih breakdown voltae not possible
More informationNon-equilibrium Green's function (NEGF) simulation of metallic carbon nanotubes including vacancy defects
Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 6-1-2007 Non-equilibrium Green's function (NEGF) simulation of metallic carbon nanotubes including vacancy
More informationElectrical Contacts to Carbon Nanotubes Down to 1nm in Diameter
1 Electrical Contacts to Carbon Nanotubes Down to 1nm in Diameter Woong Kim, Ali Javey, Ryan Tu, Jien Cao, Qian Wang, and Hongjie Dai* Department of Chemistry and Laboratory for Advanced Materials, Stanford
More informationDoping-Free Fabrication of Carbon Nanotube Based Ballistic CMOS Devices and Circuits
Doping-Free Fabrication of Carbon Nanotube Based Ballistic CMOS Devices and Circuits NANO LETTERS 2007 Vol. 7, No. 12 3603-3607 Zhiyong Zhang, Xuelei Liang,*, Sheng Wang, Kun Yao, Youfan Hu, Yuzhen Zhu,
More informationDesigning a Carbon Nanotube Field-Effect Transistor with High Transition Frequency for Ultra-Wideband Application
Engineering, 2017, 9, 22-35 http://www.scirp.org/journal/eng ISSN Online: 1947-394X ISSN Print: 1947-3931 Designing a Carbon Nanotube Field-Effect Transistor with High Transition Frequency for Ultra-Wideband
More informationCarbon Nanotube Electronics
Carbon Nanotube Electronics Jeorg Appenzeller, Phaedon Avouris, Vincent Derycke, Stefan Heinz, Richard Martel, Marko Radosavljevic, Jerry Tersoff, Shalom Wind H.-S. Philip Wong hspwong@us.ibm.com IBM T.J.
More informationA Compact Gate Tunnel Current Model for Nano Scale MOSFET with Sub 1nm Gate Oxide
A Compact Gate Tunnel Current Model for Nano Scale MOSFT with Sub 1nm Gate Oxide Ashwani Kumar 1, Narottam Chand 2,Vinod Kapoor 1 Department of lectronics and Communication nineerin Department of Computer
More informationMetallic: 2n 1. +n 2. =3q Armchair structure always metallic = 2
Properties of CNT d = 2.46 n 2 2 1 + n1n2 + n2 2π Metallic: 2n 1 +n 2 =3q Armchair structure always metallic a) Graphite Valence(π) and Conduction(π*) states touch at six points(fermi points) Carbon Nanotube:
More informationDiameter Optimization for Highest Degree of Ballisticity of Carbon Nanotube Field Effect Transistors I. Khan, O. Morshed and S. M.
Diameter Optimization for Highest Degree of Ballisticity of Carbon Nanotube Field Effect Transistors I. Khan, O. Morshed and S. M. Mominuzzaman Department of Electrical and Electronic Engineering, Bangladesh
More informationAssessment of high-frequency performance potential of carbon nanotube transistors
Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 11-1-2005 Assessment of high-frequency performance potential of carbon nanotube transistors Jing Guo Department
More informationCHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS
98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationPerformance Comparison of Graphene Nanoribbon FETs. with Schottky Contacts and Doped Reservoirs
Performance Comparison of Graphene Nanoribbon FETs with Schottky Contacts and Doped Reservoirs Youngki Yoon 1,a, Gianluca Fiori 2,b, Seokmin Hong 1, Giuseppe Iannaccone 2, and Jing Guo 1 1 Department of
More informationSemi-analytical model for Schottky-barrier carbon nanotube and graphene nanoribbon transistors
Semi-analytical model for Schottky-barrier carbon nanotube and graphene nanoribbon transistors Xuebei Yang, Gianluca Fiori, Giuseppe Iannaccone, and Kartik Mohanram Department of Electrical and Computer
More informationSUPPLEMENTARY INFORMATION
Hihly efficient ate-tunable photocurrent eneration in vertical heterostructures of layered materials Woo Jon Yu, Yuan Liu, Hailon Zhou, Anxian Yin, Zhen Li, Yu Huan, and Xianfen Duan. Schematic illustration
More informationOMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices
Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 8-18-28 OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices Mathieu Luisier
More informationImpact of Silicon Wafer Orientation on the Performance of Metal Source/Drain MOSFET in Nanoscale Regime: a Numerical Study
JNS 2 (2013) 477-483 Impact of Silicon Wafer Orientation on the Performance of Metal Source/Drain MOSFET in Nanoscale Regime: a Numerical Study Z. Ahangari *a, M. Fathipour b a Department of Electrical
More informationDevice Simulation of SWNT-FETs
Device Simulation of SWNT-FETs Jing Guo 1 and Mark Lundstrom 2 1 Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, 32611 2 School of Electrical and Computer Engineering,
More informationElectric Field-Dependent Charge-Carrier Velocity in Semiconducting Carbon. Nanotubes. Yung-Fu Chen and M. S. Fuhrer
Electric Field-Dependent Charge-Carrier Velocity in Semiconducting Carbon Nanotubes Yung-Fu Chen and M. S. Fuhrer Department of Physics and Center for Superconductivity Research, University of Maryland,
More informationCarbon Nanotube Devices for GHz to THz Applications
Invited Paper Carbon Nanotube Devices for GHz to THz Applications Peter J. Burke * Department of Electrical Engineering and Computer Science University of California, Irvine Irvine, CA 92697-2625 ABSTRACT
More informationElectrostatics of nanowire transistors
Purdue University Purdue e-pubs Other Nanotechnology Publications Birck Nanotechnology Center 12-1-2003 Electrostatics of nanowire transistors Jing Guo Jing Wang E. Polizzi Supriyo Datta Birck Nanotechnology
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are
More informationCARBON NANOTUBE TRANSISTORS: AN EVALUATION
CARBON NANOTUBE TRANSISTORS: AN EVALUATION L.C. Castro, D.L. John, and D.L. Pulfrey Department of Electrical and Computer Engineering University of British Columbia Vancouver, BC V6T 1Z4, Canada ABSTRACT
More informationCARBON NANOTUBE ELECTRONICS: MODELING, PHYSICS, AND APPLICATIONS. A Thesis. Submitted to the Faculty. Purdue University. Jing Guo
0 CARBON NANOTUBE ELECTRONICS: MODELING, PHYSICS, AND APPLICATIONS A Thesis Submitted to the Faculty of Purdue University by Jing Guo In Partial Fulfillment of the Requirements for the Degree of Doctor
More informationIs quantum capacitance in graphene a potential hurdle for device scaling?
Electronic Supplementary Material Is quantum capacitance in raphene a potential hurdle for device scalin? Jaeho Lee 1,,, Hyun-Jon hun 1,3, (), David H. Seo 1, Jaehon Lee,4, Hyuncheol Shin, Sunae Seo 1,5,
More informationProjected Performance Advantage of Multilayer Graphene Nanoribbon as Transistor Channel Material
Projected Performance Advantage of Multilayer Graphene Nanoribbon as Transistor Channel Material Yijian Ouyang 1, Hongjie Dai 2, and Jing Guo 1 1 Department of Electrical and Computer Engineering, University
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/02/2007 MS Junctions, Lecture 2 MOS Cap, Lecture 1 Reading: finish chapter14, start chapter16 Announcements Professor Javey will hold his OH at
More informationGate structural engineering of MOS-like junctionless Carbon nanotube field effect transistor (MOS-like J-CNTFET)
ORIGINAL ARTICLE Gate structural engineering of MOS-like junctionless Carbon nanotube field effect transistor (MOS-like J-CNTFET) Maryam Faraji; Seyed Saleh Ghoreishi * ; Reza Yousefi Department of Electrical
More informationAn Improved Logical Effort Model and Framework Applied to Optimal Sizing of Circuits Operating in Multiple Supply Voltage Regimes
n Improved Loical Effort Model and Framework pplied to Optimal Sizin of Circuits Operatin in Multiple Supply Voltae Reimes Xue Lin, Yanzhi Wan, Shahin Nazarian, Massoud Pedram Department of Electrical
More informationHigh-Performance Carbon Nanotube Transistors on SrTiO 3 /Si. Substrates
1 High-Performance Carbon Nanotube Transistors on SrTiO 3 /Si Substrates B. M. Kim a),b), T. Brintlinger a), E. Cobas a), Haimei Zheng c), and M. S. Fuhrer a),d) University of Maryland, College Park, Maryland
More informationThe Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices
The Critical Role of Quantum Capacitance in Compact Modeling of Nano-Scaled and Nanoelectronic Devices Zhiping Yu and Jinyu Zhang Institute of Microelectronics Tsinghua University, Beijing, China yuzhip@tsinghua.edu.cn
More informationModeling of Carbon Nanotube Field Effect Transistors
8 Modeling of Carbon Nanotube Field Effect Transistors Dinh Sy Hien HCM City University of Natural Sciences, Vietnam 1. Introduction Since the discovery of carbon nanotubes (CNTs) by Iijima in 1991 [1],
More informationFundamentals of the Metal Oxide Semiconductor Field-Effect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationGaN based transistors
GaN based transistors S FP FP dielectric G SiO 2 Al x Ga 1-x N barrier i-gan Buffer i-sic D Transistors "The Transistor was probably the most important invention of the 20th Century The American Institute
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationProjected Performance Advantage of Multilayer Graphene Nanoribbons as a Transistor Channel Material
1Nano Res (2010) 3: 8 15 DOI 10.1007/s12274-010-1002-8 Research Article Projected Performance Advantage of Multilayer Graphene Nanoribbons as a Transistor Channel Material Yijian Ouyang 1 ( ), Hongjie
More informationComputational Model of Edge Effects in Graphene Nanoribbon Transistors
Nano Res (2008) 1: 395 402 DOI 10.1007/s12274-008-8039-y Research Article 00395 Computational Model of Edge Effects in Graphene Nanoribbon Transistors Pei Zhao 1, Mihir Choudhury 2, Kartik Mohanram 2,
More informationHow a single defect can affect silicon nano-devices. Ted Thorbeck
How a single defect can affect silicon nano-devices Ted Thorbeck tedt@nist.gov The Big Idea As MOS-FETs continue to shrink, single atomic scale defects are beginning to affect device performance Gate Source
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationDevice Performance Analysis of Graphene Nanoribbon Field-Effect Transistor with Rare- Earth Oxide (La 2 O 3 ) Based High-k Gate Dielectric
Device Performance Analysis of Graphene Nanoribbon Field-Effect Transistor with Rare- Earth Oxide (La 2 O 3 ) Based High-k Gate Dielectric M. K. Bera 1, S. P. Pandey 2, A. K. Sharma 3, D. K. Tyagi 4, R.
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationDrift-diffusion model for single layer transition metal dichalcogenide field-effect transistors
Drift-diffusion model for single layer transition metal dichalcogenide field-effect transistors David Jiménez Departament d'enginyeria Electrònica, Escola d'enginyeria, Universitat Autònoma de Barcelona,
More informationLow Frequency Noise in MoS 2 Negative Capacitance Field-effect Transistor
Low Frequency Noise in MoS Negative Capacitance Field-effect Transistor Sami Alghamdi, Mengwei Si, Lingming Yang, and Peide D. Ye* School of Electrical and Computer Engineering Purdue University West Lafayette,
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationCapacitance-Voltage characteristics of nanowire trigate MOSFET considering wave functionpenetration
Global Journal of researches in engineering Electrical and electronics engineering Volume 12 Issue 2 Version 1.0 February 2012 Type: Double Blind Peer Reviewed International Research Journal Publisher:
More informationCurrent mechanisms Exam January 27, 2012
Current mechanisms Exam January 27, 2012 There are four mechanisms that typically cause currents to flow: thermionic emission, diffusion, drift, and tunneling. Explain briefly which kind of current mechanisms
More informationModulation of Thermoelectric Power of Individual Carbon Nanotubes
Modulation of Thermoelectric Power of Individual Carbon Nanotubes Joshua P. Small, Kerstin M. Perez, and Philip Kim Department of Physics, Columbia University, New York, NY 17, USA. Abstract Thermoelectric
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE15 Spring 28 Lecture
More informationCMOS Scaling. Two motivations to scale down. Faster transistors, both digital and analog. To pack more functionality per area. Lower the cost!
Two motivations to scale down CMOS Scaling Faster transistors, both digital and analog To pack more functionality per area. Lower the cost! (which makes (some) physical sense) Scale all dimensions and
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationWe are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists. International authors and editors
We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists 4, 6, M Open access books available International authors and editors Downloads Our authors are
More informationThe Role of Metal Nanotube Contact in the Performance of Carbon Nanotube Field-Effect Transistors
The Role of Metal Nanotube Contact in the Performance of Carbon Nanotube Field-Effect Transistors NANO LETTERS 2005 Vol. 5, No. 7 1497-1502 Zhihong Chen, Joerg Appenzeller,*, Joachim Knoch, Yu-ming Lin,
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationV DD. M 1 M 2 V i2. V o2 R 1 R 2 C C
UNVERSTY OF CALFORNA Collee of Enineerin Department of Electrical Enineerin and Computer Sciences E. Alon Homework #3 Solutions EECS 40 P. Nuzzo Use the EECS40 90nm CMOS process in all home works and projects
More informationMixed-Signal IC Design Notes set 1: Quick Summary of Device Models
ECE194J /594J notes, M. Rodwell, copyrihted 2011 Mixed-Sinal IC Desin Notes set 1: Quick Summary of Device Models Mark Rodwell University of California, Santa Barbara rodwell@ece.ucsb.edu 805-893-3244,
More informationLecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure
Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure Outline 1. Introduction to MOS structure 2. Electrostatics of MOS in thermal equilibrium 3. Electrostatics of MOS with
More informationAC performance of nanoelectronics: towards a ballistic THz nanotube transistor
Solid-State Electronics 48 (2004) 98 986 www.elsevier.com/locate/sse AC performance of nanoelectronics: towards a ballistic THz nanotube transistor Peter J. Burke * Integrated Nanosystems Research Facility,
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationMSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University
MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University Practice Final Exam 1 Read the questions carefully Label all figures
More informationOperation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
More informationAchieving a higher performance in bilayer graphene FET Strain Engineering
SISPAD 2015, September 9-11, 2015, Washington, DC, USA Achieving a higher performance in bilayer graphene FET Strain Engineering Fan W. Chen, Hesameddin Ilatikhameneh, Gerhard Klimeck and Rajib Rahman
More informationAnalysis and Design of Analog Integrated Circuits Lecture 7. Differential Amplifiers
Analysis and Desin of Analo Interated Circuits ecture 7 Differential Amplifiers Michael H. Perrott February 1, 01 Copyriht 01 by Michael H. Perrott All rihts reserved. Review Proposed Thevenin CMOS Transistor
More informationSupporting Information
Supporting Information Monolithically Integrated Flexible Black Phosphorus Complementary Inverter Circuits Yuanda Liu, and Kah-Wee Ang* Department of Electrical and Computer Engineering National University
More informationElectronics with 2D Crystals: Scaling extender, or harbinger of new functions?
Electronics with 2D Crystals: Scaling extender, or harbinger of new functions? 1 st Workshop on Data Abundant Systems Technology Stanford, April 2014 Debdeep Jena (djena@nd.edu) Electrical Engineering,
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationElectro-Thermal Transport in Silicon and Carbon Nanotube Devices E. Pop, D. Mann, J. Rowlette, K. Goodson and H. Dai
Electro-Thermal Transport in Silicon and Carbon Nanotube Devices E. Pop, D. Mann, J. Rowlette, K. Goodson and H. Dai E. Pop, 1,2 D. Mann, 1 J. Rowlette, 2 K. Goodson 2 and H. Dai 1 Dept. of 1 Chemistry
More informationSupporting Online Material for
www.sciencemag.org/cgi/content/full/327/5966/662/dc Supporting Online Material for 00-GHz Transistors from Wafer-Scale Epitaxial Graphene Y.-M. Lin,* C. Dimitrakopoulos, K. A. Jenkins, D. B. Farmer, H.-Y.
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationECE 340 Lecture 39 : MOS Capacitor II
ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis Things you should know when you leave Key Questions What are the effects
More informationA Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model
Journal of the Korean Physical Society, Vol. 55, No. 3, September 2009, pp. 1162 1166 A Bottom-gate Depletion-mode Nanowire Field Effect Transistor (NWFET) Model Including a Schottky Diode Model Y. S.
More informationLecture 35: Introduction to Quantum Transport in Devices
ECE-656: Fall 2011 Lecture 35: Introduction to Quantum Transport in Devices Mark Lundstrom Purdue University West Lafayette, IN USA 1 11/21/11 objectives 1) Provide an introduction to the most commonly-used
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationEN2912C: Future Directions in Computing Lecture 08: Overview of Near-Term Emerging Computing Technologies
EN2912C: Future Directions in Computing Lecture 08: Overview of Near-Term Emerging Computing Technologies Prof. Sherief Reda Division of Engineering Brown University Fall 2008 1 Near-term emerging computing
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationEmerging Research Devices: A Study of CNTFET and SET as a replacement for SiMOSFET
1 Emerging Research Devices: A Study of CNTFET and SET as a replacement for SiMOSFET Mahmoud Lababidi, Krishna Natarajan, Guangyu Sun Abstract Since the development of the Silicon MOSFET, it has been the
More information(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)
(a) (b) Supplementary Figure 1. (a) An AFM image of the device after the formation of the contact electrodes and the top gate dielectric Al 2 O 3. (b) A line scan performed along the white dashed line
More informationElectrical Transport Properties and Field-Effect Transistors of Carbon Nanotubes
NANO: Brief Reports and Reviews Vol. 1, No. 1 (2006) 1 4 World Scientific Publishing Company Electrical Transport Properties and Field-Effect Transistors of Carbon Nanotubes Hongjie Dai*, Ali Javey, Eric
More information3-month progress Report
3-month progress Report Graphene Devices and Circuits Supervisor Dr. P.A Childs Table of Content Abstract... 1 1. Introduction... 1 1.1 Graphene gold rush... 1 1.2 Properties of graphene... 3 1.3 Semiconductor
More informationWe are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists. International authors and editors
We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists 3,500 108,000 1.7 M Open access books available International authors and editors Downloads Our
More informationP.Geetha, Dr.R.S.D.Wahida Banu.
International Journal of Scientific & Engineering Research, Volume 5, Issue 5, MAY-2014 62 Performance Characterization of Capacitance Modeling for Carbon Nanotube MOSFET P.Geetha, Dr.R.S.D.Wahida Banu.
More informationQuantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors
Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors Shih-Ching Lo 1, Yiming Li 2,3, and Jyun-Hwei Tsai 1 1 National Center for High-Performance
More informationScaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar
More informationEE410 vs. Advanced CMOS Structures
EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well
More informationAdvanced Methods Development for Equilibrium Cycle Calculations of the RBWR. Andrew Hall 11/7/2013
Advanced Methods Development for Equilibrium Cycle Calculations of the RBWR Andrew Hall 11/7/2013 Outline RBWR Motivation and Desin Why use Serpent Cross Sections? Modelin the RBWR Axial Discontinuity
More information