IST 4 Information and Logic
|
|
- Daniella Griselda Ryan
- 5 years ago
- Views:
Transcription
1 IST 4 Information and Logi
2 T = today x= hw#x out x= hw#x due mon tue wed thr fri 3 M 7 oh M 4 oh oh 2M2 2 oh oh 2 oh 28 oh M2 oh oh = offie hours 5 3 Mx= MQx out 2 oh 3 4 oh oh midterms oh Mx= MQx due T oh oh 2 oh oh 5 oh oh
3 4 Milestones in the Development of Information The Babylonian Knew Everything masters of syntax,, base-6 positional system, abaus,... Universal Language/Syntax Dream alulus, l binary systems, logi... Logi to Algebra Boolean algebra for syntax proessing... Algebra to Physis Algebra to Physis automati syntax proessing with relay iruits, information theory...
4 Last Leture -Shannon was a Babylonian Created logi design The two-olor line omposition is a - Boolean algebra - Analysis of relay iruits relay iruits Boolean funtions - Satisfying i assignments and omplexity: P vs NP
5 Shannon 96-2 Claude Elwood Shannon was born in Petoskey, Mihigan, on April 3, 96. The first sixteen years of Shannon's life were spent in Gaylord, Mihigan
6 Shannon 96-2 Shannon s Bakground Claude Elwood Shannon was born in Petoskey, Mihigan, on April 3, 96. The first sixteen years of Shannon's life were spent in Gaylord, Mihigan His father, Claude Sr. ( ), was a businessman and for a period a Judge of Probate His mother, Mabel Wolf Shannon (88-945), 945), was a language teaher and for a number of years prinipal of Gaylord High Shool George Boole (85-864)
7 Shannon 96-2 Shannon s Bakground Father: Claude Sr. ( ) Mother: Mabel Wolf Shannon (88-945) 945) U of Mihigan, undergrad, EE and Math (6): MIT MS and PHD (2) : Institute for Advaned Studies (24) : 94-4 Bell Labs (25) : MIT Professor (42) : Married Elizabeth (Betty) Moore Shannon in 949 Children: Andrew and Margarita Betty and Claude in 98
8 Shannon 96-2 logi design information theory ryptography omputer hess omputational juggling...
9 Shannon 96-2 Posted on the lass web site
10 William Shokley The Modern Relay? Calteh BS: MIT PhD: A o-inventor of the modern relay - the transistor at Bell Labs... Together with Bardeen and Brattain Blaker Hovse Blaker Hovse ame into existene when its initial members met in the Athenaeum for its first meeting on Thursday, May 4, 93 Last Wednesday it was 83 years old! Shokley was a junior in Physis Soure: blaker house web page
11 Connetion Between Boolean Calulus and Physial Ciruits Shannon 938 Analysis (last time): Boolean funtions relay iruits Synthesis (today): Boolean funtions relay iruits
12 Relay Ciruits synthesis s
13 Boolean Calulus and Physial Ciruits Q: Boolean alulus l to relay iruits? it How many relays with series-parallel?
14 Boolean Calulus and Physial Ciruits Q: Boolean alulus l to relay iruits? it How many relays with series-parallel? a d b a e b d e
15 Boolean Calulus and Physial Ciruits Q: Boolean alulus l to relay iruits? it How many relays with series-parallel? a b d a e b d e
16 Boolean Calulus and Physial Ciruits Q: Boolean alulus l to relay iruits? it Less than relays with series-parallel?
17 Boolean Calulus and Physial Ciruits How many relays? 8
18 Boolean Calulus and Physial Ciruits How many relays? 8 a b a b d e
19 Boolean Calulus and Physial Ciruits How many relays? 8 a b a b d e
20 Boolean Calulus and Physial Ciruits How many relays? 8 a b a b d e Can you ompute f with less than 8 relays? Lower bound on the number on the number of relays??? 5 relays?
21 Boolean Calulus and Physial Ciruits 5 relays?
22 Boolean Calulus and Physial Ciruits a b d e 5 relays?
23 Boolean Calulus and Physial Ciruits a b d e 5 relays?
24 Boolean Calulus and Physial Ciruits a b d e 5 relays?
25 Boolean Calulus and Physial Ciruits a b d e 5 relays?
26 Boolean Calulus and Physial Ciruits a b d e This iruit is not series-parallel and we do not have algorithms for synthesis it using the algebra 5 relays?
27 Boolean Calulus and Physial Ciruits a b d e How to effiiently onstrut good relay iruits its is an open problem
28 Synthesis trees s
29 XOR of two Variables with Relays? How many relays? a a b b
30 XOR of More Variables How many relays? 2 a a a a b b b b Can we do better with series-parallel?
31 XOR of More Variables a How many relays? b b a b b
32 Does it look familiar? a b b a b b
33 The proof for magi boxes using sub-funtions Does it look familiar? a b b a b b
34 3-input binary s-box an be divided to two 2-input s-boxes x y z o * * z= then * * z= then * * * *
35 x y x y x y z o * * * * * * * * z z= then o z= then
36 Representing syntax boxes with a
37 A syntax table / Boolean funtion as a binary deision tree A path orresponds to an entry in the syntax table = =???? (,) (,) (,) (,)
38 A syntax table / Boolean funtion as a binary deision tree ab XOR(a,b)???? = = (,) (,) (,) (,)
39 A syntax table / Boolean funtion as a binary deision tree ab XOR(a,b)???? = = (,) (,) (,) (,)
40 A syntax table / Boolean funtion as a binary deision tree ab magi box???? = =
41 A syntax table / Boolean funtion as a binary deision tree = = Can it help with the synthesis of relay iruits?
42 Trees and Relay Ciruits relay iruits? = =
43 Trees and Relay Ciruits relay iruits? = =
44 Trees and Relay Ciruits a b b a b b
45 Trees and Relay Ciruits a b b How many relays? a b b Can we do better? no
46 Trees and Relay Ciruits not series-parallel Can we do better? no
47 Do binary deision trees always provide the best series-parallel solutions?
48 Do binary deision trees always provide the best series-parallel solutions? ab magi box???? = =
49 Do binary deision trees always provide the best series-parallel solutions? ab magi box??? = =
50 Do binary deision trees always provide the best series-parallel solutions? ab magi box? = =
51 Do binary deision trees always provide the best series-parallel solutions? ab magi box? = =
52 Do binary deision trees always provide the best series-parallel solutions? NO ab magi box = =
53 Synthesis symmetri funtions s
54 Two questions about XOR Why are about XOR? Why is XOR easy to implement?
55 The Boolean Funtions of the Adder d d2 2 symbol adder s sum arry
56 sum d d2 arry 2 symbol adder s A new design: d d2 d d2 2 symbol adder 2 symbol adder s How will you help your mom to orretly use the adders? s d d2 2 symbol adder s
57 d d2 2 symbol adder s A new design: d d2 d d2 2 symbol adder 2 symbol adder s How will you help your mom to orretly use the adders? s d d2 2 symbol adder s
58 MAJ and XOR are symmetri Boolean funtions d d2 2 symbol adder s sum arry
59 Symmetri Funtions AND, OR, MAJ and XOR are symmetri Boolean funtions Permuting the inputs does not hange the output SYM Definition: A Boolean funtion f is symmetri if for an arbitrary permutation
60 sum ab XOR(a,b,) ab XOR(a,b,) number of s XOR(a,b,) XOR(a,b,) 2 3
61 arry ab MAJ(a,b,) number of s ab 2 3 MAJ(a,b,)
62 Symmetri Funtions Definition: A Boolean funtion f is symmetri if for an arbitrary permutation Theorem: A Boolean funtion f(x) is symmetri if and only if it is a funtion of the number of s in X, namely X
63 Theorem: A Boolean funtion f(x) is symmetri if and only if it is a funtion of the number of s in X, namely X f symmetri f a funtion of X f a funtion of X f symmetri ab XOR(a,b,) number of s 2 3 ab XOR(a,b,)
64 Proof: f symmetri f a funtion of X Given: Need to prove: However,, Hene, Q ab XOR(a,b,) b) 2 3 ab XOR(a,b,)
65 Proof: f a funtion of X f symmetri Given: Need to prove: However, ab XOR(a,b,) b) 2 3 ab Q XOR(a,b,)
66 Questions on Symmetri Funtions Q: How many symmetri Boolean funtions of n variables? Q2: How an we effiiently implement symmetri funtions with relay iruits? A: Theorem: The number of symmetri funtions of n variables is:
67 Number of Symmetri Funtions Theorem: The number of symmetri funtions of n variables is: Proof: f symmetri f a funtion of X * Symmetri * funtion table 2 * * an be or n * funtions Q
68 Questions on Symmetri Funtions Q: How many symmetri Boolean funtions of n variables? Q2: How an we effiiently implement symmetri funtions with relay iruits? A2: In Shannon s MS thesis and now! A: Theorem: The number of symmetri funtions of y n variables is:
69 Ciruits and Symmetri Funtions What is the idea? Need to ount the number of s 2 ab XOR(a,b,) 3
70 Ciruits and Symmetri Funtions What is the idea? 2 3 Need to ount the number of s 2 ab XOR(a,b,) 3
71 Ciruits and Symmetri Funtions What is the idea? 2 3 XOR Need to ount the number of s 2 ab XOR(a,b,) 3
72 binomial tree? Not a tree The key: Symmetri funtions are defined d by the number of s blue = go down red = go right 2 What are the numbers? What are we hoosing? Number of s
73 binomial tree The key: Symmetri funtions are defined d by the number of s blue = go down red = go right How many edges/relays es/rel s 2 for n variables? 2 3 3(3+)/2 = 6 Number of round nodes is an arithmeti ti sum: n(n+)/2 Number of edges is twie the number of nodes: n(n+)
74 Synthesis summary binary trees and binomial trees s
75 Arbitrary Boolean funtions deision tree relay iruits Number of relays an be very LARGE: 2 n
76 Symmetri Boolean funtions binomial tree relay iruits 2 3 Number of relays about n 2
77 Synthesis binary adder s
78 Bak to the Adder digit digit 2 arry 2 symbol adder arry sum
79 dd d2d The Sum Funtion 2 symbol adder s sum d d2 sum sum
80 dd d2d The Carry Funtion 2 symbol adder arry s arry d d2 arry arry
81 Implementing a 2-bit Adder 2 3 XOR = =
82 Implementing a 2-bit Adder 2 3 XOR = =
83 Implementing a 2-bit Adder 2 3 XOR = = XOR
84 Implementing a 2-bit Adder 2 3 XOR = = XOR
85 Implementing a 2-bit Adder 2 3 XOR 2 3 = = These two nodes are equivalent XOR
86 Implementing a 2-bit Adder 2 3 XOR 2 3 = = XOR
87 Implementing a 2-bit Adder 2 3 XOR = =
88 Implementing a 2-bit Adder 2 3 MAJ 2 = = 2 3
89 Implementing a 2-bit Adder 2 3 MAJ 2 = = 2 3
90 Implementing a 2-bit Adder MAJ = = There is no reason to 2 3 > hek here 2 3
91 Implementing a 2-bit Adder MAJ = = There is no reason to 2 3 > hek here 2 3
92 Implementing a 2-bit Adder MAJ 2 3 > = = 2
93 Implementing a 2-bit Adder 2 3 MAJ = =
94 Now what? XOR MAJ 8 relays 6 relays Combination of the two funtions? = =
95 Implementing a 2-bit Adder Summary XOR MAJ 8 relays 6 relays Combination of the two funtions? = =
96 sum: Relay Ciruits for the Sum and the Carry Funtions arry: d d2 2 symbol adder s How many relays for a 2 symbol adder? XOR MAJ
97 Shannon 96-2 This is Shannon s Design XOR MAJ
98 Shannon 96-2 This is Shannon s Design XOR MAJ XOR MAJ
99 Shannon s Symmetri Funtion Design Shannon
100 Shannon 96-2 The amazing last page of Shannon s Thesis binary arithmeti to Boolean algebra Boolean algebra to optimized relay iruits Key referenes on algebra (in the ontext t of logi)
IST 4 Information and Logic
IST 4 Information and Logic mon tue wed thr fri sun T = today 3 M oh x= hw#x out oh M 7 oh oh 2 M2 oh oh x= hw#x due 24 oh oh 2 oh = office hours oh oh M2 8 3 oh midterms oh oh Mx= MQx out 5 oh 3 4 oh
More informationIST 4 Information and Logic
IST 4 Information and Logic T = today x= hw#x out x= hw#x due mon tue wed thr fri 31 M1 1 7 oh M1 14 oh 1 oh 2M2 21 oh oh 2 oh Mx= MQx out 28 oh M2 oh oh = office hours 5 3 12 oh 3 4 oh oh T midterms oh
More informationIST 4 Information and Logic
IST 4 Information and Logic mon tue wed thr fri sun T = today 3 M oh x= hw#x out 0 oh M 7 oh oh 2 M2 oh oh x= hw#x due 24 oh oh 2 oh = office hours oh oh M2 8 3 oh midterms oh oh Mx= MQx out 5 oh 3 4 oh
More informationIST 4 Information and Logic
IST 4 Information and Logic HW2 will be returned today Average is 53/6~=88% T = today x= hw#x out x= hw#x due mon tue wed thr fri 3 M 6 oh M oh 3 oh oh 2M2M 2 oh oh 2 Mx= MQx out 27 oh M2 oh oh = office
More informationIST 4 Information and Logic
IST 4 Information and Logic mon tue wed thr fri sun T = today 3 M oh x= hw#x out oh M 7 oh oh 2 M2 oh oh x= hw#x due 24 oh oh 2 oh = office hours oh oh T M2 8 3 oh midterms oh oh Mx= MQx out 5 oh 3 4 oh
More informationIST 4 Information and Logic
IST 4 Information and Logic MQ1 Everyone has a gift! Due Today by 10pm Please email PDF lastname-firstname.pdf to ta4@paradise.caltech.edu HW #1 Due Tuesday, 4/12 2:30pm in class T = today x= hw#x out
More informationIST 4 Information and Logic
IST 4 Information and Logic T = today x= hw#x out x= hw#x due mon tue wed thr fri 30 M 6 oh M oh 3 oh oh 2M2M 20 oh oh 2 27 oh M2 oh midterms Students MQ oh = office hours Mx= MQx out 4 3 oh 3 4 oh oh
More informationIST 4 Information and Logic
IST 4 Information and Logic Lectures are at: paradise.caltech.edu/ist4/lectures.html edu/ist4/lectures html Homeworks are at: paradise.caltech.edu/ist4/homeworks.html edu/ist4/homeworks html T = today
More informationIST 4 Information and Logic
IST 4 Information and Logic MQ1 Computers outperform the human brain? Due Today by 10pm Have your name inside the file as well... Please email PDF lastname-firstname.pdf to istta4@paradise.caltech.edu
More informationIST 4 Information and Logic
IST 4 Information and Logic T = today mon tue wed thr 3 M1 oh 1 fri sun x= hw#x out 10 oh M1 17 oh oh 1 2 M2 oh oh x= hw#x due 24 oh oh 2 Mx= MQx out 1 oh M2 oh = office hours oh T 8 3 15 oh 3 4 oh oh
More informationIST 4 Information and Logic
IST 4 Information and Logic T = today x= hw#x out x= hw#x due mon tue wed thr fri 30 M1 1 6 oh M1 oh 13 oh 1 oh 2M2M 20 oh oh 2 Mx= MQx out 27 oh M2 h T oh = office hours oh T 4 3 11 oh 3 4 oh oh midterms
More informationIST 4 Information and Logic
IST 4 Information and Logic Lectures are at: paradise.caltech.edu/ist4/lectures.html edu/ist4/lectures html Homeworks are at: paradise.caltech.edu/ist4/homeworks.html edu/ist4/homeworks html T = today
More informationBoolean Algebra & Digital Logic
Boolean Algebra & Digital Logic Boolean algebra was developed by the Englishman George Boole, who published the basic principles in the 1854 treatise An Investigation of the Laws of Thought on Which to
More informationIntro To Digital Logic
Intro To Digital Logic 1 Announcements... Project 2.2 out But delayed till after the midterm Midterm in a week Covers up to last lecture + next week's homework & lab Nick goes "H-Bomb of Justice" About
More informationIST 4 Information and Logic
IST 4 Information and Logic T = today x= hw#x out x= hw#x due mon tue wed thr fri 30 M1 1 6 oh M1 oh 13 oh 1 oh 2M2M 20 oh oh 2 T Mx= MQx out 27 oh M2 oh oh = office hours 4 3 11 oh 3 4 oh oh midterms
More informationCarry Look-ahead Adders. EECS150 - Digital Design Lecture 12 - Combinational Logic & Arithmetic Circuits Part 2. Carry Look-ahead Adders
EECS5 - Digital Design Leture 2 - Combinational Logi & Arithmeti Ciruits Part 2 Otober 3, 22 John Wawrzynek In general, for n-bit addition best we an ahieve is delay α log(n) How do we arrange this? (think
More informationIST 4 Information and Logic
IST 4 Information and Logic Quizzes grade (6): average of top n-2 T = today x= hw#x out x= hw#x due mon tue wed thr fri 1 M1 oh 1 8 oh M1 15 oh 1 T 2 oh M2 22 oh PCP oh 2 oh sun oh 29 oh M2 oh = office
More informationEECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits)
EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits) September 5, 2002 John Wawrzynek Fall 2002 EECS150 Lec4-bool1 Page 1, 9/5 9am Outline Review of
More informationOutline. EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits) Combinational Logic (CL) Defined
EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits) January 30, 2003 John Wawrzynek Outline Review of three representations for combinational logic:
More informationIST 4 Information and Logic
IST 4 Information and Logic MQ1 Everyone has a gift! Due Today by 10pm Please email PDF lastname-firstname.pdf to ta4@paradise.caltech.edu HW #1 Due Tuesday, 4/14 230 2:30pm in class T = today x= hw#x
More informationArithmetic Circuits. Comp 120, Spring 05 2/10 Lecture. Today s BIG Picture Reading: Study Chapter 3. (Chapter 4 in old book)
omp 2, pring 5 2/ Leture page Arithmeti iruits Didn t I learn how to do addition in the seond grade? UN ourses aren t what they used to be... + Finally; time to build some serious funtional bloks We ll
More informationIST 4 Information and Logic
IST 4 Information and Logic T = today x= hw#x out x= hw#x due mon tue wed thr fri 3 M 7 oh M 4 oh oh 2M2 2 oh oh 2 oh T Mx= MQx out 28 oh M2 oh oh = office hours 5 3 2 oh 3 4 oh oh midterms oh Mx= MQx
More informationSwitches: basic element of physical implementations
Combinational logic Switches Basic logic and truth tables Logic functions Boolean algebra Proofs by re-writing and by perfect induction Winter 200 CSE370 - II - Boolean Algebra Switches: basic element
More informationComputer Science. 20. Combinational Circuits. Computer Science COMPUTER SCIENCE. Section
COMPUTER SCIENCE S E D G E W I C K / W A Y N E Computer Science 20. Combinational Circuits Computer Science An Interdisciplinary Approach Section 6.1 ROBERT SEDGEWICK K E V I N WAY N E http://introcs.cs.princeton.edu
More informationCS 226: Digital Logic Design
CS 226: Digital Logic Design 0 1 1 I S 0 1 0 S Department of Computer Science and Engineering, Indian Institute of Technology Bombay. 1 of 29 Objectives In this lecture we will introduce: 1. Logic functions
More informationCMSC 313 Lecture 18 Midterm Exam returned Assign Homework 3 Circuits for Addition Digital Logic Components Programmable Logic Arrays
MS 33 Lecture 8 Midterm Exam returned Assign Homework 3 ircuits for Addition Digital Logic omponents Programmable Logic Arrays UMB, MS33, Richard hang MS 33, omputer Organization & Assembly
More informationCMSC 313 Lecture 17. Focus Groups. Announcement: in-class lab Thu 10/30 Homework 3 Questions Circuits for Addition Midterm Exam returned
Focus Groups CMSC 33 Lecture 7 Need good sample of all types of CS students Mon /7 & Thu /2, 2:3p-2:p & 6:p-7:3p Announcement: in-class lab Thu /3 Homework 3 Questions Circuits for Addition Midterm Exam
More informationImplementation of Boolean Logic by Digital Circuits
Implementation of Boolean Logic by Digital Circuits We now consider the use of electronic circuits to implement Boolean functions and arithmetic functions that can be derived from these Boolean functions.
More informationCS61c: Representations of Combinational Logic Circuits
CS61c: Representations of Combinational Logic Circuits J. Wawrzynek March 5, 2003 1 Introduction Recall that synchronous systems are composed of two basic types of circuits, combination logic circuits,
More informationIST 4 Information and Logic
IST 4 Information and Logic T = today x= hw#x out mon tue wed thr fri 31 M1 1 7 oh M1 14 oh 1 oh 2M2 oh x= hw#x due 21 oh oh 2 T Mx= MQx out 28 oh M2 oh oh = office hours 5 3 12 oh 3 4 oh oh midterms oh
More information2009 Spring CS211 Digital Systems & Lab CHAPTER 2: INTRODUCTION TO LOGIC CIRCUITS
CHAPTER 2: INTRODUCTION TO LOGIC CIRCUITS What will we learn? 2 Logic functions and circuits Boolean Algebra Logic gates and Synthesis CAD tools and VHDL Read Section 2.9 and 2.0 Terminology 3 Digital
More informationEEE130 Digital Electronics I Lecture #4
EEE130 Digital Electronics I Lecture #4 - Boolean Algebra and Logic Simplification - By Dr. Shahrel A. Suandi Topics to be discussed 4-1 Boolean Operations and Expressions 4-2 Laws and Rules of Boolean
More information20. Combinational Circuits
Combinational circuits Q. What is a combinational circuit? A. A digital circuit (all signals are or ) with no feedback (no loops). analog circuit: signals vary continuously sequential circuit: loops allowed
More informationApplications. Smartphone, tablet, game controller, antilock brakes, microprocessor, Wires
COMPUTER SCIENCE Combinational circuits Q. What is a combinational circuit? A. A digital circuit (all signals are or ) with no feedback (no loops). analog circuit: signals vary continuously sequential
More informationComputer Science. 19. Combinational Circuits. Computer Science COMPUTER SCIENCE. Section 6.1.
COMPUTER SCIENCE S E D G E W I C K / W A Y N E PA R T I I : A L G O R I T H M S, M A C H I N E S, a n d T H E O R Y Computer Science Computer Science An Interdisciplinary Approach Section 6.1 ROBERT SEDGEWICK
More informationIST 4 Information and Logic
IST 4 Informtion nd Logic T = tody x= hw#x out x= hw#x due mon tue wed thr fri 31 M1 1 7 oh M1 14 oh 1 oh 2M2 21 oh oh 2 oh Mx= MQx out Mx= MQx due 28 oh M2 oh oh = office hours 5 3 12 oh 3 T 4 oh oh 19
More informationUC Berkeley College of Engineering, EECS Department CS61C: Representations of Combinational Logic Circuits
2 Wawrzynek, Garcia 2004 c UCB UC Berkeley College of Engineering, EECS Department CS61C: Representations of Combinational Logic Circuits 1 Introduction Original document by J. Wawrzynek (2003-11-15) Revised
More informationEECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive
EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive March 30, 2010 John Wawrzynek Spring 2010 EECS150 - Lec19-cl1 Page 1 Boolean Algebra I (Representations of Combinational
More informationGates and Logic: From switches to Transistors, Logic Gates and Logic Circuits
Gates and Logic: From switches to Transistors, Logic Gates and Logic Circuits Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University See: P&H ppendix C.2 and C.3 (lso, see C.0 and
More informationCprE 281: Digital Logic
CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Decoders and Encoders CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev
More informationNote: The area of logic that deals with propositions is called the propositional calculus or propositional logic.
Ch. 1.1 Logic Logic 1 Def. A Proposition is a statement that is either true or false. Example 1: Which of the following are propositions? Statement Proposition (yes or no) UHD is a University 1 + 3 = 0
More informationGates and Logic: From Transistors to Logic Gates and Logic Circuits
Gates and Logic: From Transistors to Logic Gates and Logic Circuits Prof. Hakim Weatherspoon CS 3410 Computer Science Cornell University The slides are the product of many rounds of teaching CS 3410 by
More informationCNS 188a Computation Theory and Neural Systems. Monday and Wednesday 1:30-3:00 Moore 080
CNS 88a Computation Theory and Neural Systems Monday and Wednesday :30-3:00 Moore 080 Lecturer: Shuki Bruck; 33 Moore office hours: Mon, Wed, 3-4pm TAs: Vincent Bohossian, Matt Cook; 3 Moore office hours:
More informationIST 4 Information and Logic
IST 4 Informtion nd Logic T = tody x= hw#x out x= hw#x due mon tue wed thr 28 M1 oh 1 4 oh M1 11 oh oh 1 2 M2 18 oh oh 2 fri oh oh = office hours oh 25 oh M2 2 3 oh midterms oh Mx= MQx out 9 oh 3 T 4 oh
More informationELEC Digital Logic Circuits Fall 2014 Switching Algebra (Chapter 2)
ELEC 2200-002 Digital Logic Circuits Fall 2014 Switching Algebra (Chapter 2) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering Auburn University, Auburn,
More informationChapter 2: Switching Algebra and Logic Circuits
Chapter 2: Switching Algebra and Logic Circuits Formal Foundation of Digital Design In 1854 George Boole published An investigation into the Laws of Thoughts Algebraic system with two values 0 and 1 Used
More informationGates and Logic: From Transistors to Logic Gates and Logic Circuits
Gates and Logic: From Transistors to Logic Gates and Logic Circuits Prof. Hakim Weatherspoon CS 3410 Computer Science Cornell University The slides are the product of many rounds of teaching CS 3410 by
More informationcse 311: foundations of computing Spring 2015 Lecture 3: Logic and Boolean algebra
cse 311: foundations of computing Spring 2015 Lecture 3: Logic and Boolean algebra gradescope Homework #1 is up (and has been since Friday). It is due Friday, October 9 th at 11:59pm. You should have received
More informationCSE 20 Discrete Math. Algebraic Rules for Propositional Formulas. Summer, July 11 (Day 2) Number Systems/Computer Arithmetic Predicate Logic
CSE 20 Discrete Math Algebraic Rules for Propositional Formulas Equivalences between propositional formulas (similar to algebraic equivalences): Associative Summer, 2006 July 11 (Day 2) Number Systems/Computer
More informationChapter 2 Combinational Logic Circuits
Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 1 Gate Circuits and Boolean Equations Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. Overview Part 1 Gate
More informationInternational Journal of Electronics and Computer Science Engineering 817. Available Online at ISSN
International Journal of Eletronis and Computer Siene Engineering 817 Available Online at www.ijese.org ISSN- 2277-1956 A Duly Synhronized, Straightforward Approah For Realizing the General Charateristis
More informationBoolean Algebra. The Building Blocks of Digital Logic Design. Section. Section Overview. Binary Operations and Their Representation.
Section 3 Boolean Algebra The Building Blocks of Digital Logic Design Section Overview Binary Operations (AND, OR, NOT), Basic laws, Proof by Perfect Induction, De Morgan s Theorem, Canonical and Standard
More information2. Associative Law: A binary operator * on a set S is said to be associated whenever (A*B)*C = A*(B*C) for all A,B,C S.
BOOLEAN ALGEBRA 2.1 Introduction Binary logic deals with variables that have two discrete values: 1 for TRUE and 0 for FALSE. A simple switching circuit containing active elements such as a diode and transistor
More information6.02 Fall 2011 Lecture #9
6.02 Fall 2011 Lecture #9 Claude E. Shannon Mutual information Channel capacity Transmission at rates up to channel capacity, and with asymptotically zero error 6.02 Fall 2011 Lecture 9, Slide #1 First
More informationFundamentals of Digital Design
Fundamentals of Digital Design Digital Radiation Measurement and Spectroscopy NE/RHP 537 1 Binary Number System The binary numeral system, or base-2 number system, is a numeral system that represents numeric
More informationEE 321 Project Spring 2018
EE 21 Projet Spring 2018 This ourse projet is intended to be an individual effort projet. The student is required to omplete the work individually, without help from anyone else. (The student may, however,
More informationComputer Organization: Boolean Logic
Computer Organization: Boolean Logic Representing and Manipulating Data Last Unit How to represent data as a sequence of bits How to interpret bit representations Use of levels of abstraction in representing
More informationCombinational Logic Design Principles
Combinational Logic Design Principles Switching algebra Doru Todinca Department of Computers Politehnica University of Timisoara Outline Introduction Switching algebra Axioms of switching algebra Theorems
More informationEuclidean verses Non Euclidean Geometries. Euclidean Geometry
Eulidean verses Non Eulidean Geometries Eulidean Geometry Eulid of Alexandria was born around 35 BC. Most believe that he was a student of Plato. Eulid introdued the idea of an axiomati geometry when he
More informationS C F F F T T F T T S C B F F F F F T F T F F T T T F F T F T T T F T T T
EECS 270, Winter 2017, Lecture 1 Page 1 of 6 Use pencil! Say we live in the rather black and white world where things (variables) are either true (T) or false (F). So if S is Mark is going to the Store
More informationECE/CS 250: Computer Architecture. Basics of Logic Design: Boolean Algebra, Logic Gates. Benjamin Lee
ECE/CS 250: Computer Architecture Basics of Logic Design: Boolean Algebra, Logic Gates Benjamin Lee Slides based on those from Alvin Lebeck, Daniel Sorin, Andrew Hilton, Amir Roth, Gershon Kedem Admin
More informationFormal Verification by Model Checking
Outline Formal Verifiation by Model Cheking Natasha Sharygina Carnegie Mellon University Guest Letures at the Analysis of Software Artifats Class, Spring 2005 1 Leture 1: Overview of Model Cheking Leture
More informationComputing via boolean logic. COS 116: 3/8/2011 Sanjeev Arora
Computing via boolean logic. COS 116: 3/8/2011 Sanjeev Arora Recap: Boolean Logic Example Ed goes to the party if Dan does not and Stella does. Choose Boolean variables for 3 events: { Each E: Ed goes
More informationPower-speed Trade-off in Parallel Prefix Circuits
Power-speed Trade-off in Parallel Prefix Ciruits ITCom 00 High-Performane Pervasive Computing Conferene Boston, MA July 9 August, 00 by S. Vanihayobon, S. K. Dhall, S. Lakshmivarahan, J. K. Antonio Shool
More informationCSE 20. Lecture 4: Introduction to Boolean algebra. CSE 20: Lecture4
CSE 20 Lecture 4: Introduction to Boolean algebra Reminder First quiz will be on Friday (17th January) in class. It is a paper quiz. Syllabus is all that has been done till Wednesday. If you want you may
More informationE40M. Binary Numbers. M. Horowitz, J. Plummer, R. Howe 1
E40M Binary Numbers M. Horowitz, J. Plummer, R. Howe 1 Reading Chapter 5 in the reader A&L 5.6 M. Horowitz, J. Plummer, R. Howe 2 Useless Box Lab Project #2 Adding a computer to the Useless Box alows us
More informationNonreversibility of Multiple Unicast Networks
Nonreversibility of Multiple Uniast Networks Randall Dougherty and Kenneth Zeger September 27, 2005 Abstrat We prove that for any finite direted ayli network, there exists a orresponding multiple uniast
More informationSelf-reproducing programs. And Introduction to logic. COS 116, Spring 2012 Adam Finkelstein
Self-reproducing programs. And Introduction to logic. COS 6, Spring 22 Adam Finkelstein Midterm One week from today in class Mar 5 Covers lectures, labs, homework, readings to date Old midterms will be
More informationSchedule. ECEN 301 Discussion #25 Final Review 1. Date Day Class No. 1 Dec Mon 25 Final Review. Title Chapters HW Due date. Lab Due date.
Schedule Date Day Class No. Dec Mon 25 Final Review 2 Dec Tue 3 Dec Wed 26 Final Review Title Chapters HW Due date Lab Due date LAB 8 Exam 4 Dec Thu 5 Dec Fri Recitation HW 6 Dec Sat 7 Dec Sun 8 Dec Mon
More informationCMSC 313 Lecture 17 Postulates & Theorems of Boolean Algebra Semiconductors CMOS Logic Gates
CMSC 313 Lecture 17 Postulates & Theorems of Boolean Algebra Semiconductors CMOS Logic Gates UMBC, CMSC313, Richard Chang Last Time Overview of second half of this course Logic gates &
More informationTwo-Level Minimization
Two-Level Minimization Logi Ciruits Design Seminars WS2010/2011, Leture 5 Ing. Petr Fišer, Ph.D. Department of Digital Design Faulty of Information Tehnology Czeh Tehnial University in Prague Evropský
More informationFault Tolerant Variable Block Carry Skip Logic (VBCSL) using Parity Preserving Reversible Gates
Fault Tolerant Variable lok Carry Skip Logi (VCSL) using Parity Preserving Reversible Gates Md. Saiful Islam, M. M. Rahman*, Zerina egum, and M. Z. Hafiz Institute of Information Tehnology, University
More informationModal Horn Logics Have Interpolation
Modal Horn Logis Have Interpolation Marus Kraht Department of Linguistis, UCLA PO Box 951543 405 Hilgard Avenue Los Angeles, CA 90095-1543 USA kraht@humnet.ula.de Abstrat We shall show that the polymodal
More information10/14/2009. Reading: Hambley Chapters
EE40 Lec 14 Digital Signal and Boolean Algebra Prof. Nathan Cheung 10/14/2009 Reading: Hambley Chapters 7.1-7.4 7.4 Slide 1 Analog Signals Analog: signal amplitude is continuous with time. Amplitude Modulated
More informationFloating Point Representation and Digital Logic. Lecture 11 CS301
Floating Point Representation and Digital Logic Lecture 11 CS301 Administrative Daily Review of today s lecture w Due tomorrow (10/4) at 8am Lab #3 due Friday (9/7) 1:29pm HW #5 assigned w Due Monday 10/8
More informationEE40 Lec 15. Logic Synthesis and Sequential Logic Circuits
EE40 Lec 15 Logic Synthesis and Sequential Logic Circuits Prof. Nathan Cheung 10/20/2009 Reading: Hambley Chapters 7.4-7.6 Karnaugh Maps: Read following before reading textbook http://www.facstaff.bucknell.edu/mastascu/elessonshtml/logic/logic3.html
More informationCSC103 How Computers Work
mith College Computer Science CSC103 How Computers Work Fall 2017 Dominique Thiébaut dthiebaut@smith.edu Plan for Day 1 Syllabus Overview Some History Syllabus http://cs.smith.edu < Start here Faculty
More informationLecture 2: Computer Arithmetic: Adders
CMU 8-447 S 9 L2-29 8-447 Leture 2: Computer Arithmeti: Adder Jame C. Hoe Dept of ECE, CMU January 4, 29 Announement: No la on Monday Verilog Refreher next Wedneday Review P&H Ch 3 Handout: Lab and HW
More informationChapter 8 Hypothesis Testing
Leture 5 for BST 63: Statistial Theory II Kui Zhang, Spring Chapter 8 Hypothesis Testing Setion 8 Introdution Definition 8 A hypothesis is a statement about a population parameter Definition 8 The two
More informationLooking at a two binary digit sum shows what we need to extend addition to multiple binary digits.
A Full Adder The half-adder is extremely useful until you want to add more that one binary digit quantities. The slow way to develop a two binary digit adders would be to make a truth table and reduce
More informationE&CE 223 Digital Circuits & Systems. Winter Lecture Transparencies (Introduction) M. Sachdev
E&CE 223 Digital Circuits & Systems Winter 2004 Lecture Transparencies (Introduction) M. Sachdev 1 of 38 Course Information: People Instructor M. Sachdev, CEIT 4015, ext. 3370, msachdev@uwaterloo.ca Lab
More informationDigital Logic (2) Boolean Algebra
Digital Logic (2) Boolean Algebra Boolean algebra is the mathematics of digital systems. It was developed in 1850 s by George Boole. We will use Boolean algebra to minimize logic expressions. Karnaugh
More informationCombinational Logic Fundamentals
Topic 3: Combinational Logic Fundamentals In this note we will study combinational logic, which is the part of digital logic that uses Boolean algebra. All the concepts presented in combinational logic
More informationAnand Raghunathan MSEE 348
ECE 595Z: Digital VLSI Design Automation, Spring 2012 2012 Anand Raghunathan 1 ECE 595Z Digital Systems Design Automation Module 2 (Lectures 3-5) : Advanced Boolean Algebra Lecture 5 Anand Raghunathan
More informationControl Theory association of mathematics and engineering
Control Theory assoiation of mathematis and engineering Wojieh Mitkowski Krzysztof Oprzedkiewiz Department of Automatis AGH Univ. of Siene & Tehnology, Craow, Poland, Abstrat In this paper a methodology
More informationDiscrete Structures, Final Exam
Discrete Structures, Final Exam Monday, May 11, 2009 SOLUTIONS 1. (40 pts) Short answer. Put your answer in the box. No partial credit. [ ] 0 1 (a) If A = and B = 1 0 [ ] 0 0 1. 0 1 1 [ 0 1 1 0 0 1 ],
More informationFORMAL METHODS LECTURE VI BINARY DECISION DIAGRAMS (BDD S)
Alessandro Artale (FM First Semester 2009/2010) p. 1/38 FORMAL METHODS LECTURE VI BINARY DECISION DIAGRAMS (BDD S) Alessandro Artale Faulty of Computer Siene Free University of Bolzano artale@inf.unibz.it
More informationEE141- Spring 2004 Digital Integrated Circuits
EE141- pring 2004 Digital Integrated ircuits Lecture 19 Dynamic Logic - Adders (that is wrap-up) 1 Administrative tuff Hw 6 due on Th No lab this week Midterm 2 next week Project 2 to be launched week
More informationMAT 171. August 22, S1.4 Equations of Lines and Modeling. Section 1.4 Equations of Lines and Modeling
MAT 171 WebAdvisor: http://reg.cfcc.edu Dr. Claude Moore, CFCC Session 1 introduces the Course, CourseCompass, and Chapter 1: Graphs, Functions, and Models. This session is available in CourseCompass.
More informationA Mathematical Theory of Communication
A Mathematical Theory of Communication Ben Eggers Abstract This paper defines information-theoretic entropy and proves some elementary results about it. Notably, we prove that given a few basic assumptions
More informationNumber System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary
Number System Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary BOOLEAN ALGEBRA BOOLEAN LOGIC OPERATIONS Logical AND Logical OR Logical COMPLEMENTATION
More informationName: ID: *************** write your answer in the right column *************** Total /30
Course name: Network I Exam numer: Midterm II Model Answer Course Code: CNE 304 Exam Date: 21/11/2011 Leturer: Dr. Ahmed ElShafee Time Allowed: 90 minutes Name: ID: *************** write your answer in
More informationCrash course Verification of Finite Automata Binary Decision Diagrams
Crash course Verification of Finite Automata Binary Decision Diagrams Exercise session 10 Xiaoxi He 1 Equivalence of representations E Sets A B A B Set algebra,, ψψ EE = 1 ψψ AA = ff ψψ BB = gg ψψ AA BB
More informationDigital Logic Design ENEE x. Lecture 14
Digital Logic Design ENEE 244-010x Lecture 14 Announcements Homework 6 due today Agenda Last time: Binary Adders and Subtracters (5.1, 5.1.1) Carry Lookahead Adders (5.1.2, 5.1.3) This time: Decimal Adders
More informationCSE140: Components and Design Techniques for Digital Systems. Introduction. Instructor: Mohsen Imani
CSE4: Components and Design Techniques for Digital Systems Introduction Instructor: Mohsen Imani Slides from: Prof.Tajana Simunic Rosing & Dr.Pietro Mercati Welcome to CSE 4! Instructor: Mohsen Imani Email:
More informationSpiral 2-4. Function synthesis with: Muxes (Shannon's Theorem) Memories
2-4. Spiral 2-4 Function synthesis with: Muxes (Shannon's Theorem) Memories 2-4.2 Learning Outcomes I can implement logic for any truth table by using Shannon's theorem to decompose the function to create
More informationDIGITAL TECHNICS. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute 1. LECTURE: COMBINATONAL CIRCUITS BASIC CONCEPTS
DIGITAL TECHNICS Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute. LECTURE: COMBINATONAL CIRCUITS BASIC CONCEPTS 26/27. LECTURE: COMBINATONAL CIRCUITS BASIC CONCEPTS. General
More informationCMSC 313 Lecture 16 Announcement: no office hours today. Good-bye Assembly Language Programming Overview of second half on Digital Logic DigSim Demo
CMSC 33 Lecture 6 nnouncement: no office hours today. Good-bye ssembly Language Programming Overview of second half on Digital Logic DigSim Demo UMC, CMSC33, Richard Chang Good-bye ssembly
More informationBinary Decision Diagrams
Binary Decision Diagrams Logic Circuits Design Seminars WS2010/2011, Lecture 2 Ing. Petr Fišer, Ph.D. Department of Digital Design Faculty of Information Technology Czech Technical University in Prague
More informationWhy digital? Overview. Number Systems. Binary to Decimal conversion
Why digital? Overview It has the following advantages over analog. It can be processed and transmitted efficiently and reliably. It can be stored and retrieved with greater accuracy. Noise level does not
More information