IST 4 Information and Logic

Size: px
Start display at page:

Download "IST 4 Information and Logic"

Transcription

1 IST 4 Information and Logic

2 mon tue wed thr fri sun T = today 3 M oh x= hw#x out oh M 7 oh oh 2 M2 oh oh x= hw#x due 24 oh oh 2 oh = office hours oh oh M2 8 3 oh midterms oh oh Mx= MQx out 5 oh 3 4 oh T Mx= MQx due 22 oh oh 4 5 CP CP = challenge problem 29 CP2 5 oh 5 oh oh CP oh oh

3 Shannon 96-2 Today s lecture is based on Shannon s MSc s thesis

4 Shannon 96-2 George Boole (85-864): generation of Shannon s grandfather Claude Elwood Shannon was born in Petoskey, Michigan, on April 3, 96. The first sixteen years of Shannon's life were spent in Gaylord, Michigan 54 His father, Claude Sr. ( ), was a businessman and for a period a Judge of Probate 36 His mother, Mabel Wolf Shannon (88-945), was a language teacher and for a number of years principal of Gaylord High School

5 Shannon 96-2 U of Michigan, undergrad, EE and Math (6): MIT MSc and PHD (2) : Institute for Advanced Studies (24) : 94-4 Bell Labs (25) : MIT Professor (42) : Married Elizabeth (Betty) Moore Shannon in 949 (33)

6 Married Elizabeth (Betty) Moore Shannon in 949 Betty and Claude in 98 Claude (and Betty?) with Caltech s professor Yaser Abu-Mostafa at the 985 Information Theory Symposium, Brighton, England Children: Andrew and Margarita

7 Shannon 96-2 logic design information theory cryptography computer chess and AI computational juggling...

8 Shannon 96-2 Posted on the class web site

9 William Shockley The Modern Relay? Caltech BS: MIT PhD: A co-inventor of the modern relay - the transistor at Bell Labs... Together with Bardeen and Brattain. 956 Nobel Prize in Physics Blacker Hovse Blacker Hovse came into existence when its initial members met in the Athenaeum for its first meeting on Thursday, May 4, 93 Blacker is 86 years old! Shockley was a junior in Physics Source: Blacker house web page

10 Connection Between Boolean Calculus and Physical Circuits Shannon 938 Analysis (last time): Boolean functions relay circuits Synthesis (today): Boolean functions relay circuits

11 Relay Circuits synthesis s

12 Boolean Calculus and Physical Circuits Q: Boolean calculus to relay circuits? How many relays with series-parallel?

13 Boolean Calculus and Physical Circuits Q: Boolean calculus to relay circuits? How many relays with series-parallel? a b d e a c e b c d

14 Boolean Calculus and Physical Circuits Q: Boolean calculus to relay circuits? How many relays with series-parallel? a b d e a c e b c d

15 Boolean Calculus and Physical Circuits Less than relays with series-parallel? a b d e a c e b c d

16 Boolean Calculus and Physical Circuits Less than relays with series-parallel? a b d c e e b c d

17 Can you compute f with less than 8 relays? Lower bound on the number on the number of relays??? 5 relays? How many relays? 8 a b d b c e c e

18 Boolean Calculus and Physical Circuits 5 relays?

19 Boolean Calculus and Physical Circuits a b c d e 5 relays?

20 Boolean Calculus and Physical Circuits a b c d e 5 relays?

21 Boolean Calculus and Physical Circuits a b c d e 5 relays?

22 Boolean Calculus and Physical Circuits a b c d e 5 relays?

23 Boolean Calculus and Physical Circuits a b c d e This circuit is not series-parallel and we do not have algorithms for synthesis it using the algebra 5 relays?

24 Boolean Calculus and Physical Circuits a b c d e How to efficiently construct good relay circuits is an open problem

25 Synthesis trees s

26 XOR of two Variables with Relays? How many relays? a a b b

27 XOR of More Variables How many relays? 2 a a a a b b b b c c c c Can we do better with series-parallel?

28 XOR of More Variables a How many relays? b c b c a b b c c

29 Does it look familiar? a= Idea? a b b c c odd parity a= a b b c c even parity

30 The proof for magic boxes using sub-functions Does it look familiar? a= a= a a b b b b c c c c

31 3-input binary s-box can be divided to two 2-input s-boxes b c a o odd parity a= then a= then even parity Shannon 938

32 b c b c o a b c a o a= then a= then Shannon 938

33 Representing syntax boxes with

34 A syntax table / Boolean function as a binary decision tree A path corresponds to an entry in the syntax table = =???? (,) (,) (,) (,)

35 A syntax table / Boolean function as a binary decision tree ab XOR(a,b) = =???? (,) (,) (,) (,)

36 A syntax table / Boolean function as a binary decision tree ab XOR(a,b)???? = = (,) (,) (,) (,)

37 A syntax table / Boolean function as a binary decision tree ab magic box???? = =

38 A syntax table / Boolean function as a binary decision tree = = Can the tree representation help with the synthesis of relay circuits?

39 Trees and Relay Circuits relay circuits? = =

40 Trees and Relay Circuits relay circuits? = =

41 Trees and Relay Circuits a b b c c a b b c c

42 Trees and Relay Circuits a b b c c b c a b c How many relays? Can we do better?

43 Trees and Relay Circuits not series-parallel 8 relays Can we do better?

44 Simplification of Boolean Functions sub-trees, karnaugh maps simpler tree? Key idea: No need to climb a tree if we know the value earlier = =

45 Simplification of Circuits, sub-trees, karnaugh maps Key idea: No need to climb a tree if we know the value earlier = =

46 Simplification of Circuits, sub-trees, karnaugh maps Observation: the order of variables is important = =

47 Simplification of Circuits, sub-trees, karnaugh maps Observation: the order of variables is important = =

48 Simplification of Circuits, sub-trees, karnaugh maps Observation: the order of variables is important = =

49 No need in Boolean algebra... syntax boxes binary decision trees + simplification relay circuits

50 Do binary decision trees always provide the best series-parallel solutions?

51 Find the simplest series-parallel circuit for the following syntax box ab magic box = =

52 Do binary decision trees always provide the best series-parallel solutions? ab magic box??? = =

53 Do binary decision trees always provide the best series-parallel solutions? ab magic box? = =

54 Do binary decision trees always provide the best series-parallel solutions? ab magic box? = =

55 Do binary decision trees always provide the best series-parallel solutions? ab magic box? = =

56 Do binary decision trees always provide the best series-parallel solutions? ab magic box? = =

57 Do binary decision trees always provide the best series-parallel solutions? ab magic box = =?

58 Do binary decision trees always provide the best series-parallel solutions? NO ab magic box? = =

59 Synthesis symmetric functions s

60 Two questions about XOR Why care about XOR? Why is XOR easy to implement?

61 The Boolean Functions of the Adder d d2 c 2 symbol adder c s sum carry

62 sum d d2 carry c 2 symbol adder s c A new design: d d2 c c d d2 2 symbol adder 2 symbol adder c s How will you help your mom to correctly use the adders? c s d c d2 2 symbol adder c s

63 d d2 c 2 symbol adder c s A new design: d d2 c c d d2 2 symbol adder 2 symbol adder c s How will you help your mom to correctly use the adders? c s d c d2 2 symbol adder c s

64 MAJ and XOR are symmetric Boolean functions d d2 c 2 symbol adder c s sum carry

65 Symmetric Functions AND, OR, MAJ and XOR are symmetric Boolean functions Permuting the inputs does not change the output SYM Definition: A Boolean function f is symmetric if for an arbitrary permutation

66 sum abc XOR(a,b,c) number of s 2 3 abc XOR(a,b,c)

67 carry abc MAJ(a,b,c) number of s 2 3 abc MAJ(a,b,c)

68 Symmetric Functions Definition: A Boolean function f is symmetric if for an arbitrary permutation Theorem: A Boolean function f(x) is symmetric if and only if it is a function of the number of s in X, namely X

69 Theorem: A Boolean function f(x) is symmetric if and only if it is a function of the number of s in X, namely X f symmetric f a function of X f a function of X f symmetric abc XOR(a,b,c) number of s 2 3 abc XOR(a,b,c)

70 Proof: f symmetric f a function of X Given: Need to prove: However,, Hence, Q abc XOR(a,b,c) 2 3 abc XOR(a,b,c)

71 Proof: f a function of X f symmetric Given: Need to prove: However, abc XOR(a,b,c) 2 3 abc XOR(a,b,c) Q

72 Q: How many symmetric Boolean functions of n variables? A: Theorem: The number of symmetric functions of n variables is:

73 A: Theorem: The number of symmetric functions of n variables is: Proof: f symmetric f a function of X Symmetric function table 2 * * * * can be or n * functions Q

74 A: Theorem: The number of symmetric functions of n variables is: Q: How many symmetric Boolean functions of n variables? Q2: How can we efficiently implement symmetric functions with relay circuits? A2: In Shannon s MSc thesis and now!

75 Circuits and Symmetric Functions What is the idea? Need to count the number of s 2 3 abc XOR(a,b,c)

76 Circuits and Symmetric Functions What is the idea? Need to count the number of s abc XOR(a,b,c)

77 Circuits and Symmetric Functions What is the idea? Need to count the number of s 2 3 XOR 2 3 abc XOR(a,b,c)

78 binomial tree? Not a tree The key: Symmetric functions are defined by the number of s blue = go down red = go right 2 What are the numbers? What are we choosing? Variables that are red =

79 binomial tree The key: Symmetric functions are defined by the number of s blue = go down red = go right How many edges/relays for n variables? (3+)/2 = 6 Number of round nodes is an arithmetic sum: n(n+)/2 Number of edges is twice the number of nodes: n(n+)

80 Synthesis summary binary trees and binomial trees s

81 Arbitrary Boolean functions decision tree relay circuits Number of relays can be very LARGE: 2 n

82 Symmetric Boolean functions binomial tree relay circuits 2 3 Number of relays about n 2

83 Synthesis binary adder s

84 Back to the Adder digit digit 2 carry 2 symbol adder carry MAJ XOR sum

85 Implementing a 2-bit Adder XOR = =

86 Implementing a 2-bit Adder XOR = =

87 Implementing a 2-bit Adder XOR = = XOR

88 Implementing a 2-bit Adder XOR = = XOR

89 Implementing a 2-bit Adder XOR = = These two nodes are equivalent c= results in XOR= XOR

90 Implementing a 2-bit Adder XOR = = XOR

91 Implementing a 2-bit Adder XOR = = 2 3

92 Implementing a 2-bit Adder MAJ = =

93 Implementing a 2-bit Adder MAJ = =

94 Implementing a 2-bit Adder 2 3 MAJ = = There is no reason to check c here: It is for both values 2 3

95 Implementing a 2-bit Adder MAJ = =

96 Implementing a 2-bit Adder MAJ = = 2 3 2

97 Implementing a 2-bit Adder MAJ = = 2 3

98 Now what? XOR MAJ 8 relays 6 relays Multi-terminal: Combination of the two functions? = =

99 Now what? XOR MAJ 8 relays 6 relays Multi-terminal: Combination of the two functions? = =

100 Now what? XOR MAJ 8 relays 6 relays Multi-terminal: Combination of the two functions? = =

101 Relay Circuits for the Sum and the Carry Functions sum: carry: d d2 c 2 symbol adder c s How many relays for a 2 symbol adder? XOR MAJ

102 Shannon 96-2 This is Shannon s Design XOR MAJ

103 Shannon 96-2 This is Shannon s Design XOR MAJ XOR MAJ

104 Shannon 96-2 The amazing last page of Shannon s Thesis binary arithmetic to Boolean algebra Boolean algebra to optimized relay circuits Key references on algebra (in the context of logic)

105 Quiz time

106 Quiz #8 min. What is the Boolean function that is computed by the following relay circuit? Boolean formula 2. Show the simplest relay circuit (smallest number of relays) that can compute this function. Relay circuit Why is it the simplest circuit? Explanation Show your work! a b c d d

IST 4 Information and Logic

IST 4 Information and Logic IST 4 Information and Logi T = today x= hw#x out x= hw#x due mon tue wed thr fri 3 M 7 oh M 4 oh oh 2M2 2 oh oh 2 oh 28 oh M2 oh oh = offie hours 5 3 Mx= MQx out 2 oh 3 4 oh oh midterms oh Mx= MQx due

More information

IST 4 Information and Logic

IST 4 Information and Logic IST 4 Information and Logic T = today x= hw#x out x= hw#x due mon tue wed thr fri 31 M1 1 7 oh M1 14 oh 1 oh 2M2 21 oh oh 2 oh Mx= MQx out 28 oh M2 oh oh = office hours 5 3 12 oh 3 4 oh oh T midterms oh

More information

IST 4 Information and Logic

IST 4 Information and Logic IST 4 Information and Logic mon tue wed thr fri sun T = today 3 M oh x= hw#x out 0 oh M 7 oh oh 2 M2 oh oh x= hw#x due 24 oh oh 2 oh = office hours oh oh M2 8 3 oh midterms oh oh Mx= MQx out 5 oh 3 4 oh

More information

IST 4 Information and Logic

IST 4 Information and Logic IST 4 Information and Logic mon tue wed thr fri sun T = today 3 M oh x= hw#x out oh M 7 oh oh 2 M2 oh oh x= hw#x due 24 oh oh 2 oh = office hours oh oh T M2 8 3 oh midterms oh oh Mx= MQx out 5 oh 3 4 oh

More information

IST 4 Information and Logic

IST 4 Information and Logic IST 4 Information and Logic HW2 will be returned today Average is 53/6~=88% T = today x= hw#x out x= hw#x due mon tue wed thr fri 3 M 6 oh M oh 3 oh oh 2M2M 2 oh oh 2 Mx= MQx out 27 oh M2 oh oh = office

More information

IST 4 Information and Logic

IST 4 Information and Logic IST 4 Information and Logic T = today mon tue wed thr 3 M1 oh 1 fri sun x= hw#x out 10 oh M1 17 oh oh 1 2 M2 oh oh x= hw#x due 24 oh oh 2 Mx= MQx out 1 oh M2 oh = office hours oh T 8 3 15 oh 3 4 oh oh

More information

IST 4 Information and Logic

IST 4 Information and Logic IST 4 Information and Logic T = today x= hw#x out x= hw#x due mon tue wed thr fri 30 M 6 oh M oh 3 oh oh 2M2M 20 oh oh 2 27 oh M2 oh midterms Students MQ oh = office hours Mx= MQx out 4 3 oh 3 4 oh oh

More information

EEE130 Digital Electronics I Lecture #4

EEE130 Digital Electronics I Lecture #4 EEE130 Digital Electronics I Lecture #4 - Boolean Algebra and Logic Simplification - By Dr. Shahrel A. Suandi Topics to be discussed 4-1 Boolean Operations and Expressions 4-2 Laws and Rules of Boolean

More information

IST 4 Information and Logic

IST 4 Information and Logic IST 4 Information and Logic MQ1 Computers outperform the human brain? Due Today by 10pm Have your name inside the file as well... Please email PDF lastname-firstname.pdf to istta4@paradise.caltech.edu

More information

IST 4 Information and Logic

IST 4 Information and Logic IST 4 Information and Logic T = today x= hw#x out x= hw#x due mon tue wed thr fri 30 M1 1 6 oh M1 oh 13 oh 1 oh 2M2M 20 oh oh 2 Mx= MQx out 27 oh M2 h T oh = office hours oh T 4 3 11 oh 3 4 oh oh midterms

More information

IST 4 Information and Logic

IST 4 Information and Logic IST 4 Information and Logic Lectures are at: paradise.caltech.edu/ist4/lectures.html edu/ist4/lectures html Homeworks are at: paradise.caltech.edu/ist4/homeworks.html edu/ist4/homeworks html T = today

More information

IST 4 Information and Logic

IST 4 Information and Logic IST 4 Information and Logic MQ1 Everyone has a gift! Due Today by 10pm Please email PDF lastname-firstname.pdf to ta4@paradise.caltech.edu HW #1 Due Tuesday, 4/12 2:30pm in class T = today x= hw#x out

More information

Boolean Algebra & Digital Logic

Boolean Algebra & Digital Logic Boolean Algebra & Digital Logic Boolean algebra was developed by the Englishman George Boole, who published the basic principles in the 1854 treatise An Investigation of the Laws of Thought on Which to

More information

IST 4 Information and Logic

IST 4 Information and Logic IST 4 Information and Logic Quizzes grade (6): average of top n-2 T = today x= hw#x out x= hw#x due mon tue wed thr fri 1 M1 oh 1 8 oh M1 15 oh 1 T 2 oh M2 22 oh PCP oh 2 oh sun oh 29 oh M2 oh = office

More information

IST 4 Information and Logic

IST 4 Information and Logic IST 4 Information and Logic Lectures are at: paradise.caltech.edu/ist4/lectures.html edu/ist4/lectures html Homeworks are at: paradise.caltech.edu/ist4/homeworks.html edu/ist4/homeworks html T = today

More information

EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits)

EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits) EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits) September 5, 2002 John Wawrzynek Fall 2002 EECS150 Lec4-bool1 Page 1, 9/5 9am Outline Review of

More information

Outline. EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits) Combinational Logic (CL) Defined

Outline. EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits) Combinational Logic (CL) Defined EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits) January 30, 2003 John Wawrzynek Outline Review of three representations for combinational logic:

More information

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive March 30, 2010 John Wawrzynek Spring 2010 EECS150 - Lec19-cl1 Page 1 Boolean Algebra I (Representations of Combinational

More information

IST 4 Information and Logic

IST 4 Information and Logic IST 4 Information and Logic T = today x= hw#x out x= hw#x due mon tue wed thr fri 30 M1 1 6 oh M1 oh 13 oh 1 oh 2M2M 20 oh oh 2 T Mx= MQx out 27 oh M2 oh oh = office hours 4 3 11 oh 3 4 oh oh midterms

More information

Gates and Logic: From Transistors to Logic Gates and Logic Circuits

Gates and Logic: From Transistors to Logic Gates and Logic Circuits Gates and Logic: From Transistors to Logic Gates and Logic Circuits Prof. Hakim Weatherspoon CS 3410 Computer Science Cornell University The slides are the product of many rounds of teaching CS 3410 by

More information

Implementation of Boolean Logic by Digital Circuits

Implementation of Boolean Logic by Digital Circuits Implementation of Boolean Logic by Digital Circuits We now consider the use of electronic circuits to implement Boolean functions and arithmetic functions that can be derived from these Boolean functions.

More information

Gates and Logic: From Transistors to Logic Gates and Logic Circuits

Gates and Logic: From Transistors to Logic Gates and Logic Circuits Gates and Logic: From Transistors to Logic Gates and Logic Circuits Prof. Hakim Weatherspoon CS 3410 Computer Science Cornell University The slides are the product of many rounds of teaching CS 3410 by

More information

Computer Science. 20. Combinational Circuits. Computer Science COMPUTER SCIENCE. Section

Computer Science. 20. Combinational Circuits. Computer Science COMPUTER SCIENCE. Section COMPUTER SCIENCE S E D G E W I C K / W A Y N E Computer Science 20. Combinational Circuits Computer Science An Interdisciplinary Approach Section 6.1 ROBERT SEDGEWICK K E V I N WAY N E http://introcs.cs.princeton.edu

More information

IST 4 Information and Logic

IST 4 Information and Logic IST 4 Information and Logic MQ1 Everyone has a gift! Due Today by 10pm Please email PDF lastname-firstname.pdf to ta4@paradise.caltech.edu HW #1 Due Tuesday, 4/14 230 2:30pm in class T = today x= hw#x

More information

Intro To Digital Logic

Intro To Digital Logic Intro To Digital Logic 1 Announcements... Project 2.2 out But delayed till after the midterm Midterm in a week Covers up to last lecture + next week's homework & lab Nick goes "H-Bomb of Justice" About

More information

IST 4 Information and Logic

IST 4 Information and Logic IST 4 Information and Logic T = today x= hw#x out x= hw#x due mon tue wed thr fri 3 M 7 oh M 4 oh oh 2M2 2 oh oh 2 oh T Mx= MQx out 28 oh M2 oh oh = office hours 5 3 2 oh 3 4 oh oh midterms oh Mx= MQx

More information

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits EE40 Lec 15 Logic Synthesis and Sequential Logic Circuits Prof. Nathan Cheung 10/20/2009 Reading: Hambley Chapters 7.4-7.6 Karnaugh Maps: Read following before reading textbook http://www.facstaff.bucknell.edu/mastascu/elessonshtml/logic/logic3.html

More information

Computer Science. 19. Combinational Circuits. Computer Science COMPUTER SCIENCE. Section 6.1.

Computer Science. 19. Combinational Circuits. Computer Science COMPUTER SCIENCE. Section 6.1. COMPUTER SCIENCE S E D G E W I C K / W A Y N E PA R T I I : A L G O R I T H M S, M A C H I N E S, a n d T H E O R Y Computer Science Computer Science An Interdisciplinary Approach Section 6.1 ROBERT SEDGEWICK

More information

Gates and Logic: From switches to Transistors, Logic Gates and Logic Circuits

Gates and Logic: From switches to Transistors, Logic Gates and Logic Circuits Gates and Logic: From switches to Transistors, Logic Gates and Logic Circuits Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University See: P&H ppendix C.2 and C.3 (lso, see C.0 and

More information

20. Combinational Circuits

20. Combinational Circuits Combinational circuits Q. What is a combinational circuit? A. A digital circuit (all signals are or ) with no feedback (no loops). analog circuit: signals vary continuously sequential circuit: loops allowed

More information

CS 226: Digital Logic Design

CS 226: Digital Logic Design CS 226: Digital Logic Design 0 1 1 I S 0 1 0 S Department of Computer Science and Engineering, Indian Institute of Technology Bombay. 1 of 29 Objectives In this lecture we will introduce: 1. Logic functions

More information

ELEC Digital Logic Circuits Fall 2014 Switching Algebra (Chapter 2)

ELEC Digital Logic Circuits Fall 2014 Switching Algebra (Chapter 2) ELEC 2200-002 Digital Logic Circuits Fall 2014 Switching Algebra (Chapter 2) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering Auburn University, Auburn,

More information

Chapter 2: Switching Algebra and Logic Circuits

Chapter 2: Switching Algebra and Logic Circuits Chapter 2: Switching Algebra and Logic Circuits Formal Foundation of Digital Design In 1854 George Boole published An investigation into the Laws of Thoughts Algebraic system with two values 0 and 1 Used

More information

CMSC 313 Lecture 17. Focus Groups. Announcement: in-class lab Thu 10/30 Homework 3 Questions Circuits for Addition Midterm Exam returned

CMSC 313 Lecture 17. Focus Groups. Announcement: in-class lab Thu 10/30 Homework 3 Questions Circuits for Addition Midterm Exam returned Focus Groups CMSC 33 Lecture 7 Need good sample of all types of CS students Mon /7 & Thu /2, 2:3p-2:p & 6:p-7:3p Announcement: in-class lab Thu /3 Homework 3 Questions Circuits for Addition Midterm Exam

More information

Looking at a two binary digit sum shows what we need to extend addition to multiple binary digits.

Looking at a two binary digit sum shows what we need to extend addition to multiple binary digits. A Full Adder The half-adder is extremely useful until you want to add more that one binary digit quantities. The slow way to develop a two binary digit adders would be to make a truth table and reduce

More information

Computer Organization: Boolean Logic

Computer Organization: Boolean Logic Computer Organization: Boolean Logic Representing and Manipulating Data Last Unit How to represent data as a sequence of bits How to interpret bit representations Use of levels of abstraction in representing

More information

Digital Logic (2) Boolean Algebra

Digital Logic (2) Boolean Algebra Digital Logic (2) Boolean Algebra Boolean algebra is the mathematics of digital systems. It was developed in 1850 s by George Boole. We will use Boolean algebra to minimize logic expressions. Karnaugh

More information

UC Berkeley College of Engineering, EECS Department CS61C: Representations of Combinational Logic Circuits

UC Berkeley College of Engineering, EECS Department CS61C: Representations of Combinational Logic Circuits 2 Wawrzynek, Garcia 2004 c UCB UC Berkeley College of Engineering, EECS Department CS61C: Representations of Combinational Logic Circuits 1 Introduction Original document by J. Wawrzynek (2003-11-15) Revised

More information

CS61c: Representations of Combinational Logic Circuits

CS61c: Representations of Combinational Logic Circuits CS61c: Representations of Combinational Logic Circuits J. Wawrzynek March 5, 2003 1 Introduction Recall that synchronous systems are composed of two basic types of circuits, combination logic circuits,

More information

1 Boolean Algebra Simplification

1 Boolean Algebra Simplification cs281: Computer Organization Lab3 Prelab Our objective in this prelab is to lay the groundwork for simplifying boolean expressions in order to minimize the complexity of the resultant digital logic circuit.

More information

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University Original Source: Aby K George, ECE Department, Wayne State University Contents The Map method Two variable

More information

Applications. Smartphone, tablet, game controller, antilock brakes, microprocessor, Wires

Applications. Smartphone, tablet, game controller, antilock brakes, microprocessor, Wires COMPUTER SCIENCE Combinational circuits Q. What is a combinational circuit? A. A digital circuit (all signals are or ) with no feedback (no loops). analog circuit: signals vary continuously sequential

More information

Chapter 2 Combinational Logic Circuits

Chapter 2 Combinational Logic Circuits Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 1 Gate Circuits and Boolean Equations Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. Overview Part 1 Gate

More information

Switches: basic element of physical implementations

Switches: basic element of physical implementations Combinational logic Switches Basic logic and truth tables Logic functions Boolean algebra Proofs by re-writing and by perfect induction Winter 200 CSE370 - II - Boolean Algebra Switches: basic element

More information

CNS 188a Computation Theory and Neural Systems. Monday and Wednesday 1:30-3:00 Moore 080

CNS 188a Computation Theory and Neural Systems. Monday and Wednesday 1:30-3:00 Moore 080 CNS 88a Computation Theory and Neural Systems Monday and Wednesday :30-3:00 Moore 080 Lecturer: Shuki Bruck; 33 Moore office hours: Mon, Wed, 3-4pm TAs: Vincent Bohossian, Matt Cook; 3 Moore office hours:

More information

2. Associative Law: A binary operator * on a set S is said to be associated whenever (A*B)*C = A*(B*C) for all A,B,C S.

2. Associative Law: A binary operator * on a set S is said to be associated whenever (A*B)*C = A*(B*C) for all A,B,C S. BOOLEAN ALGEBRA 2.1 Introduction Binary logic deals with variables that have two discrete values: 1 for TRUE and 0 for FALSE. A simple switching circuit containing active elements such as a diode and transistor

More information

Logic Design. Chapter 2: Introduction to Logic Circuits

Logic Design. Chapter 2: Introduction to Logic Circuits Logic Design Chapter 2: Introduction to Logic Circuits Introduction Logic circuits perform operation on digital signal Digital signal: signal values are restricted to a few discrete values Binary logic

More information

Chapter 7 Logic Circuits

Chapter 7 Logic Circuits Chapter 7 Logic Circuits Goal. Advantages of digital technology compared to analog technology. 2. Terminology of Digital Circuits. 3. Convert Numbers between Decimal, Binary and Other forms. 5. Binary

More information

CprE 281: Digital Logic

CprE 281: Digital Logic CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Decoders and Encoders CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev

More information

cse 311: foundations of computing Spring 2015 Lecture 3: Logic and Boolean algebra

cse 311: foundations of computing Spring 2015 Lecture 3: Logic and Boolean algebra cse 311: foundations of computing Spring 2015 Lecture 3: Logic and Boolean algebra gradescope Homework #1 is up (and has been since Friday). It is due Friday, October 9 th at 11:59pm. You should have received

More information

Combinational Logic. By : Ali Mustafa

Combinational Logic. By : Ali Mustafa Combinational Logic By : Ali Mustafa Contents Adder Subtractor Multiplier Comparator Decoder Encoder Multiplexer How to Analyze any combinational circuit like this? Analysis Procedure To obtain the output

More information

Total Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18

Total Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18 University of Waterloo Department of Electrical & Computer Engineering E&CE 223 Digital Circuits and Systems Midterm Examination Instructor: M. Sachdev October 23rd, 2007 Total Time = 90 Minutes, Total

More information

Combinational Logic Fundamentals

Combinational Logic Fundamentals Topic 3: Combinational Logic Fundamentals In this note we will study combinational logic, which is the part of digital logic that uses Boolean algebra. All the concepts presented in combinational logic

More information

Number System conversions

Number System conversions Number System conversions Number Systems The system used to count discrete units is called number system. There are four systems of arithmetic which are often used in digital electronics. Decimal Number

More information

Note: The area of logic that deals with propositions is called the propositional calculus or propositional logic.

Note: The area of logic that deals with propositions is called the propositional calculus or propositional logic. Ch. 1.1 Logic Logic 1 Def. A Proposition is a statement that is either true or false. Example 1: Which of the following are propositions? Statement Proposition (yes or no) UHD is a University 1 + 3 = 0

More information

Boolean Algebra and logic gates

Boolean Algebra and logic gates Boolean Algebra and logic gates Luis Entrena, Celia López, Mario García, Enrique San Millán Universidad Carlos III de Madrid 1 Outline l Postulates and fundamental properties of Boolean Algebra l Boolean

More information

6.02 Fall 2011 Lecture #9

6.02 Fall 2011 Lecture #9 6.02 Fall 2011 Lecture #9 Claude E. Shannon Mutual information Channel capacity Transmission at rates up to channel capacity, and with asymptotically zero error 6.02 Fall 2011 Lecture 9, Slide #1 First

More information

Lectures in Discrete Mathematics Math 1165 Professors Stanislav Molchanov and Harold Reiter

Lectures in Discrete Mathematics Math 1165 Professors Stanislav Molchanov and Harold Reiter Lectures in Discrete Mathematics Math 1165 Professors Stanislav Molchanov and Harold Reiter Lecture 0 Introduction Discrete mathematics continues to be an important part of mathematics education at the

More information

XOR - XNOR Gates. The graphic symbol and truth table of XOR gate is shown in the figure.

XOR - XNOR Gates. The graphic symbol and truth table of XOR gate is shown in the figure. XOR - XNOR Gates Lesson Objectives: In addition to AND, OR, NOT, NAND and NOR gates, exclusive-or (XOR) and exclusive-nor (XNOR) gates are also used in the design of digital circuits. These have special

More information

Fundamentals of Computer Systems

Fundamentals of Computer Systems Fundamentals of Computer Systems Boolean Logic Stephen A. Edwards Columbia University Summer 2015 Boolean Logic George Boole 1815 1864 Boole s Intuition Behind Boolean Logic Variables X,,... represent

More information

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev E&CE 223 Digital Circuits & Systems Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev 4 of 92 Section 2: Boolean Algebra & Logic Gates Major topics Boolean algebra NAND & NOR gates Boolean

More information

Computing via boolean logic. COS 116: 3/8/2011 Sanjeev Arora

Computing via boolean logic. COS 116: 3/8/2011 Sanjeev Arora Computing via boolean logic. COS 116: 3/8/2011 Sanjeev Arora Recap: Boolean Logic Example Ed goes to the party if Dan does not and Stella does. Choose Boolean variables for 3 events: { Each E: Ed goes

More information

Boolean Algebra. The Building Blocks of Digital Logic Design. Section. Section Overview. Binary Operations and Their Representation.

Boolean Algebra. The Building Blocks of Digital Logic Design. Section. Section Overview. Binary Operations and Their Representation. Section 3 Boolean Algebra The Building Blocks of Digital Logic Design Section Overview Binary Operations (AND, OR, NOT), Basic laws, Proof by Perfect Induction, De Morgan s Theorem, Canonical and Standard

More information

Spiral 2-4. Function synthesis with: Muxes (Shannon's Theorem) Memories

Spiral 2-4. Function synthesis with: Muxes (Shannon's Theorem) Memories 2-4. Spiral 2-4 Function synthesis with: Muxes (Shannon's Theorem) Memories 2-4.2 Learning Outcomes I can implement logic for any truth table by using Shannon's theorem to decompose the function to create

More information

Schedule. ECEN 301 Discussion #25 Final Review 1. Date Day Class No. 1 Dec Mon 25 Final Review. Title Chapters HW Due date. Lab Due date.

Schedule. ECEN 301 Discussion #25 Final Review 1. Date Day Class No. 1 Dec Mon 25 Final Review. Title Chapters HW Due date. Lab Due date. Schedule Date Day Class No. Dec Mon 25 Final Review 2 Dec Tue 3 Dec Wed 26 Final Review Title Chapters HW Due date Lab Due date LAB 8 Exam 4 Dec Thu 5 Dec Fri Recitation HW 6 Dec Sat 7 Dec Sun 8 Dec Mon

More information

CMSC 313 Lecture 15 Good-bye Assembly Language Programming Overview of second half on Digital Logic DigSim Demo

CMSC 313 Lecture 15 Good-bye Assembly Language Programming Overview of second half on Digital Logic DigSim Demo CMSC 33 Lecture 5 Good-bye ssembly Language Programming Overview of second half on Digital Logic DigSim Demo UMC, CMSC33, Richard Chang Good-bye ssembly Language What a pain! Understand

More information

CS/COE0447: Computer Organization and Assembly Language

CS/COE0447: Computer Organization and Assembly Language CS/COE0447: Computer Organization and Assembly Language Logic Design Introduction (Brief?) Appendix B: The Basics of Logic Design Dept. of Computer Science Logic design? Digital hardware is implemented

More information

Chapter 5 Arithmetic Circuits

Chapter 5 Arithmetic Circuits Chapter 5 Arithmetic Circuits SKEE2263 Digital Systems Mun im/ismahani/izam {munim@utm.my,e-izam@utm.my,ismahani@fke.utm.my} February 11, 2016 Table of Contents 1 Iterative Designs 2 Adders 3 High-Speed

More information

mith College Computer Science CSC270 Spring 16 Circuits and Systems Lecture Notes Week 2 Dominique Thiébaut

mith College Computer Science CSC270 Spring 16 Circuits and Systems Lecture Notes Week 2 Dominique Thiébaut mith College Computer Science CSC270 Spring 16 Circuits and Systems Lecture Notes Week 2 Dominique Thiébaut dthiebaut@smith.edu Lab 1: Lessons Learned a0 b0 adder c0 S0 a1 b1 a0 b0 adder adder S1 S0 a31

More information

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates Digital Circuits & Systems Lecture Transparencies (Boolean lgebra & Logic Gates) M. Sachdev 4 of 92 Section 2: Boolean lgebra & Logic Gates Major topics Boolean algebra NND & NOR gates Boolean algebra

More information

Lecture 1. Notes. Notes. Notes. Introduction. Introduction digital logic February Bern University of Applied Sciences

Lecture 1. Notes. Notes. Notes. Introduction. Introduction digital logic February Bern University of Applied Sciences Output voltage Input voltage 3.3V Digital operation (Switch) Lecture digital logic February 26 ern University of pplied Sciences Digital vs nalog Logic =? lgebra Logic = lgebra oolean lgebra Exercise Rev.

More information

S C F F F T T F T T S C B F F F F F T F T F F T T T F F T F T T T F T T T

S C F F F T T F T T S C B F F F F F T F T F F T T T F F T F T T T F T T T EECS 270, Winter 2017, Lecture 1 Page 1 of 6 Use pencil! Say we live in the rather black and white world where things (variables) are either true (T) or false (F). So if S is Mark is going to the Store

More information

CMSC 313 Lecture 16 Announcement: no office hours today. Good-bye Assembly Language Programming Overview of second half on Digital Logic DigSim Demo

CMSC 313 Lecture 16 Announcement: no office hours today. Good-bye Assembly Language Programming Overview of second half on Digital Logic DigSim Demo CMSC 33 Lecture 6 nnouncement: no office hours today. Good-bye ssembly Language Programming Overview of second half on Digital Logic DigSim Demo UMC, CMSC33, Richard Chang Good-bye ssembly

More information

Systems I: Computer Organization and Architecture

Systems I: Computer Organization and Architecture Systems I: Computer Organization and Architecture Lecture 6 - Combinational Logic Introduction A combinational circuit consists of input variables, logic gates, and output variables. The logic gates accept

More information

Self-reproducing programs. And Introduction to logic. COS 116, Spring 2012 Adam Finkelstein

Self-reproducing programs. And Introduction to logic. COS 116, Spring 2012 Adam Finkelstein Self-reproducing programs. And Introduction to logic. COS 6, Spring 22 Adam Finkelstein Midterm One week from today in class Mar 5 Covers lectures, labs, homework, readings to date Old midterms will be

More information

2009 Spring CS211 Digital Systems & Lab CHAPTER 2: INTRODUCTION TO LOGIC CIRCUITS

2009 Spring CS211 Digital Systems & Lab CHAPTER 2: INTRODUCTION TO LOGIC CIRCUITS CHAPTER 2: INTRODUCTION TO LOGIC CIRCUITS What will we learn? 2 Logic functions and circuits Boolean Algebra Logic gates and Synthesis CAD tools and VHDL Read Section 2.9 and 2.0 Terminology 3 Digital

More information

Why digital? Overview. Number Systems. Binary to Decimal conversion

Why digital? Overview. Number Systems. Binary to Decimal conversion Why digital? Overview It has the following advantages over analog. It can be processed and transmitted efficiently and reliably. It can be stored and retrieved with greater accuracy. Noise level does not

More information

Fundamentals of Digital Design

Fundamentals of Digital Design Fundamentals of Digital Design Digital Radiation Measurement and Spectroscopy NE/RHP 537 1 Binary Number System The binary numeral system, or base-2 number system, is a numeral system that represents numeric

More information

Philadelphia University Student Name: Student Number:

Philadelphia University Student Name: Student Number: Philadelphia University Student Name: Student Number: Faculty of Engineering Serial Number: Final Exam, First Semester: 2017/2018 Dept. of Computer Engineering Course Title: Logic Circuits Date: 29/01/2018

More information

E&CE 223 Digital Circuits & Systems. Winter Lecture Transparencies (Introduction) M. Sachdev

E&CE 223 Digital Circuits & Systems. Winter Lecture Transparencies (Introduction) M. Sachdev E&CE 223 Digital Circuits & Systems Winter 2004 Lecture Transparencies (Introduction) M. Sachdev 1 of 38 Course Information: People Instructor M. Sachdev, CEIT 4015, ext. 3370, msachdev@uwaterloo.ca Lab

More information

Unit 2 Boolean Algebra

Unit 2 Boolean Algebra Unit 2 Boolean Algebra 1. Developed by George Boole in 1847 2. Applied to the Design of Switching Circuit by Claude Shannon in 1939 Department of Communication Engineering, NCTU 1 2.1 Basic Operations

More information

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary Number System Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary BOOLEAN ALGEBRA BOOLEAN LOGIC OPERATIONS Logical AND Logical OR Logical COMPLEMENTATION

More information

Doc112: Hardware. Department of Computing, Imperial College London. Doc112: Hardware Lecture 1 Slide 1

Doc112: Hardware. Department of Computing, Imperial College London. Doc112: Hardware Lecture 1 Slide 1 Doc112: Hardware Department of Computing, Imperial College London Doc112: Hardware Lecture 1 Slide 1 First Year Computer Hardware Course Lecturers Duncan Gillies Bjoern Schuller Doc112: Hardware Lecture

More information

IST 4 Information and Logic

IST 4 Information and Logic IST 4 Informtion nd Logic T = tody x= hw#x out x= hw#x due mon tue wed thr 28 M1 oh 1 4 oh M1 11 oh oh 1 2 M2 18 oh oh 2 fri oh oh = office hours oh 25 oh M2 2 3 oh midterms oh Mx= MQx out 9 oh 3 T 4 oh

More information

Combinational Logic Design Principles

Combinational Logic Design Principles Combinational Logic Design Principles Switching algebra Doru Todinca Department of Computers Politehnica University of Timisoara Outline Introduction Switching algebra Axioms of switching algebra Theorems

More information

CS/COE1541: Introduction to Computer Architecture. Logic Design Review. Sangyeun Cho. Computer Science Department University of Pittsburgh

CS/COE1541: Introduction to Computer Architecture. Logic Design Review. Sangyeun Cho. Computer Science Department University of Pittsburgh CS/COE54: Introduction to Computer Architecture Logic Design Review Sangyeun Cho Computer Science Department Logic design? Digital hardware is implemented by way of logic design Digital circuits process

More information

Chapter 2 Boolean Algebra and Logic Gates

Chapter 2 Boolean Algebra and Logic Gates Ch1: Digital Systems and Binary Numbers Ch2: Ch3: Gate-Level Minimization Ch4: Combinational Logic Ch5: Synchronous Sequential Logic Ch6: Registers and Counters Switching Theory & Logic Design Prof. Adnan

More information

CpE358/CS381. Switching Theory and Logical Design. Summer

CpE358/CS381. Switching Theory and Logical Design. Summer Switching Theory and Logical Design - Class Schedule Monday Tuesday Wednesday Thursday Friday May 7 8 9 - Class 2 - Class 2 2 24 - Class 3 25 26 - Class 4 27 28 Quiz Commencement 3 June 2 - Class 5 3 -

More information

CSE 20 DISCRETE MATH. Fall

CSE 20 DISCRETE MATH. Fall CSE 20 DISCRETE MATH Fall 2017 http://cseweb.ucsd.edu/classes/fa17/cse20-ab/ Today's learning goals Describe and use algorithms for integer operations based on their expansions Relate algorithms for integer

More information

CSE 20. Lecture 4: Introduction to Boolean algebra. CSE 20: Lecture4

CSE 20. Lecture 4: Introduction to Boolean algebra. CSE 20: Lecture4 CSE 20 Lecture 4: Introduction to Boolean algebra Reminder First quiz will be on Friday (17th January) in class. It is a paper quiz. Syllabus is all that has been done till Wednesday. If you want you may

More information

CHAPTER1: Digital Logic Circuits Combination Circuits

CHAPTER1: Digital Logic Circuits Combination Circuits CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits Combination Circuits 1 PRIMITIVE LOGIC GATES Each of our basic operations can be implemented in hardware using a primitive logic gate.

More information

What is Binary? Digital Systems and Information Representation. An Example. Physical Representation. Boolean Algebra

What is Binary? Digital Systems and Information Representation. An Example. Physical Representation. Boolean Algebra What is Binary? Digital Systems and Information Representation CSE 102 Underlying base signals are two valued: 0 or 1 true or false (T or F) high or low (H or L) One bit is the smallest unambiguous unit

More information

COSC 243. Introduction to Logic And Combinatorial Logic. Lecture 4 - Introduction to Logic and Combinatorial Logic. COSC 243 (Computer Architecture)

COSC 243. Introduction to Logic And Combinatorial Logic. Lecture 4 - Introduction to Logic and Combinatorial Logic. COSC 243 (Computer Architecture) COSC 243 Introduction to Logic And Combinatorial Logic 1 Overview This Lecture Introduction to Digital Logic Gates Boolean algebra Combinatorial Logic Source: Chapter 11 (10 th edition) Source: J.R. Gregg,

More information

Prime Clocks. Michael Stephen Fiske. 10th GI Conference on Autonomous Systems October 23, AEMEA Institute. San Francisco, California

Prime Clocks. Michael Stephen Fiske. 10th GI Conference on Autonomous Systems October 23, AEMEA Institute. San Francisco, California Prime Clocks Michael Stephen Fiske 10th GI Conference on Autonomous Systems October 23, 2017 AEMEA Institute San Francisco, California Motivation for Prime Clocks The mindset of mainstream computer science

More information

IST 4 Information and Logic

IST 4 Information and Logic IST 4 Informtion nd Logic T = tody x= hw#x out x= hw#x due mon tue wed thr fri 31 M1 1 7 oh M1 14 oh 1 oh 2M2 21 oh oh 2 oh Mx= MQx out Mx= MQx due 28 oh M2 oh oh = office hours 5 3 12 oh 3 T 4 oh oh 19

More information

ENGG 1203 Tutorial - 2 Recall Lab 2 - e.g. 4 input XOR. Parity checking (for interest) Recall : Simplification methods. Recall : Time Delay

ENGG 1203 Tutorial - 2 Recall Lab 2 - e.g. 4 input XOR. Parity checking (for interest) Recall : Simplification methods. Recall : Time Delay ENGG 23 Tutorial - 2 Recall Lab 2 - e.g. 4 input XOR Parity checking (for interest) Parity bit Parity checking Error detection, eg. Data can be Corrupted Even parity total number of s is even Odd parity

More information

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms Review EECS 150 - Components and Design Techniques for Digital Systems Lec 06 Minimizing Boolean Logic 9/16-04 David Culler Electrical Engineering and Computer Sciences University of California, Berkeley

More information

Philadelphia University Faculty of Engineering

Philadelphia University Faculty of Engineering Philadelphia University Faculty of Engineering Marking Scheme Exam Paper BSc CE Logic Circuits (630211) Final Exam First semester ate: 03/02/2019 Section 1 Weighting 40% of the module total Lecturer: Coordinator:

More information

WEEK 2.1 BOOLEAN ALGEBRA

WEEK 2.1 BOOLEAN ALGEBRA WEEK 2.1 BOOLEAN ALGEBRA 1 Boolean Algebra Boolean algebra was introduced in 1854 by George Boole and in 1938 was shown by C. E. Shannon to be useful for manipulating Boolean logic functions. The postulates

More information

Logic design? Transistor as a switch. Layered design approach. CS/COE1541: Introduction to Computer Architecture. Logic Design Review.

Logic design? Transistor as a switch. Layered design approach. CS/COE1541: Introduction to Computer Architecture. Logic Design Review. Logic design? CS/COE54: Introduction to Computer rchitecture Digital hardware is implemented by way of logic design Digital circuits process and produce two discrete values: and Example: -bit full adder

More information