Two-Level Minimization
|
|
- Bethany Austin
- 5 years ago
- Views:
Transcription
1 Two-Level Minimization Logi Ciruits Design Seminars WS2010/2011, Leture 5 Ing. Petr Fišer, Ph.D. Department of Digital Design Faulty of Information Tehnology Czeh Tehnial University in Prague Evropský soiální fond Praha & EU: Investujeme do vaší budounosti
2 Outline Terminology Espresso BOOM FC-Min Exorism PI-SCN-5, ČVUT FIT, Petr Fišer,
3 Terminology Single-output Boolean funtion: f: B n B; B {0, 1} (input) variable Literal variable, negated variable. Ourrene of a variable expression size measure Boolean n-ube produt of literals (produt term) n-dimensional Boolean spae, B n Minterm one point (vertex) in B n Dimension of a ube = log(# of minterms it overs) = n - (# of ube literals) A ube is an impliant of f iff f Cover of f set of ubes (impliants) i representing f, f = i (for ompletely speified funtions) A ube i overs j, i j, iff all minterms inluded in j are inluded in i. PI-SCN-5, ČVUT FIT, Petr Fišer,
4 Cover Cover F of a funtion f Set of ubes i F { 1,..., }; set of ubes overing on-set Note: i f f k k i i1 Example f = b + a F = { b, a } a b PI-SCN-5, ČVUT FIT, Petr Fišer,
5 Cover Irredundant over F of funtion f F { 1,..., k }; f ; F { } f for no ube an be removed from the over Redundant / irredundant ube k i1 i j any j Example f = b + a a b This is REDUNDANT f = b + a + ab PI-SCN-5, ČVUT FIT, Petr Fišer,
6 Cover Prime literal of j Literal that, when deleted from j, F is no longer a over of f Prime ube Cube having all literals prime = prime impliant (PI) Prime over Cover having all ubes prime PI-SCN-5, ČVUT FIT, Petr Fišer,
7 Cover Prime and irredundant over Cannot be simplified by removing literals (ubes) Does not guarantee minimality! Example a b a b PI-SCN-5, ČVUT FIT, Petr Fišer,
8 Cover Essential prime impliant (EPI) 1. Impliant, that must be a part of any minimal over 2. A prime impliant i is essential, if there is a minterm overed by i and no other impliant PI-SCN-5, ČVUT FIT, Petr Fišer,
9 PI-SCN-5, ČVUT FIT, Petr Fišer, Shannon (Boole) Cofator i x i i x i f x f x f ),...,0,..., ( ),...,1,..., ( 1 1 n x n x x x f f x x f f i i 0 1, i i i i x x x x f f f f Cofator f of f by a ube Obtained by ofatoring f by all ube literals of Cofator f xi of f by a variable x i
10 Funtion Inlusion Theorem Theorem: f f 1 Proof: 1) f 1 f f Lemma: x.f = x.f x Assume f = 1, then.f =.f = f PI-SCN-5, ČVUT FIT, Petr Fišer,
11 Inompletely Speified Funtions Funtion uniquely given by on-set (f) off-set (r) d-set (d) F = (f, d, r), where f, d, r are ompletely speified funtions f + d + r = B n Pairwise disjoint: f.r =, f.d =, d.r = PI-SCN-5, ČVUT FIT, Petr Fišer,
12 Inompletely Speified Funtions A ube is an impliant of f iff f + d Cover Completely speified funtion g is a over, iff f g f + d Irredundant, prime similar definitions PI-SCN-5, ČVUT FIT, Petr Fišer,
13 Prime Chek Cube is a prime impliant, iff all literals are prime Any literal removal disturbs the ondition f + d Let l = - { l }, where l is any literal, l. Proedure: Try all literals in for removal (generate l s) Chek for eah l, if it is an impliant If some l is an impliant, is not prime For l be an impliant, the following holds: l l f + d l r, l (f + d) PI-SCN-5, ČVUT FIT, Petr Fišer,
14 Prime Chek How to hek if a ube is an impliant? 1. is an impliant of f, iff f + d f + d (f + d) 1 hek (f + d) for tautology 2. is an impliant of f, iff r = But r = (f + d) ompute off-set of f (if not expliitly provided) 1. tautology heking is NPC 2. omplement of (f + d) may grow exponentially in size PI-SCN-5, ČVUT FIT, Petr Fišer,
15 Irredundant Chek Cube j of over G = { 1, i } of F = (f, d, r) is redundant, iff j ( G-{ j } ) D, where D is a over of d i is redundant iff (( G - { j } ) D ) j 1 again, NPC tautology heking! PI-SCN-5, ČVUT FIT, Petr Fišer,
16 Multi-Output Funtions No big hange Multi-output funtion f: B n B m ; B {0, 1} PI-SCN-5, ČVUT FIT, Petr Fišer,
17 Multi-Output Funtions Cover F of a funtion f Set of ubes i F { 1,..., k }; f j k j i1 i for j Example f 1 = b + a f 2 = a + b b b a a F = { b, a, a, b } PI-SCN-5, ČVUT FIT, Petr Fišer,
18 Multi-Output Funtions Prime ube (PI) When some literal is removed, it will no longer be an impliant of any funtion from f 1 f m it formerly has been Example f 1 = b + a f 2 = a + b b b a a Primes are: { b, a, a, b, ab } PI-SCN-5, ČVUT FIT, Petr Fišer,
19 SOP Minimization Algorithms Quine-MCluskey Espresso BOOM FC-Min PI-SCN-5, ČVUT FIT, Petr Fišer,
20 Quine-MCluskey Basis of standard SOP minimization proess Produes exat results (user-defined minimum) Method: 1. Generate all PIs (& 1-minterms) 2. Solve the set overing problem (unate over) PI-SCN-5, ČVUT FIT, Petr Fišer,
21 Quine-MCluskey Basis of standard SOP minimization proess Produes exat results (user-defined minimum) Method: 1. Generate all PIs (& 1-minterms) Exponential number of PIs 2. Solve the set overing problem (unate over) NP-hard PI-SCN-5, ČVUT FIT, Petr Fišer,
22 Quine-MCluskey Basis of standard SOP minimization proess Produes exat results (user-defined minimum) Method: 1. Generate all PIs (& 1-minterms) Exponential number of PIs Do not generate provably unneessary PIs Impliit representations of PIs (BDDs, ZDDs) 2. Solve the set overing problem (unate over) NP-hard, not APX, not NPO-C Dominane resolving (waste of time?) Effiient searh spae pruning (better lower bounds) PI-SCN-5, ČVUT FIT, Petr Fišer,
23 Quine-MCluskey Relaxed Method: 1. Generate some PIs 2. Solve the set overing problem approximately Optimum not guaranteed PI-SCN-5, ČVUT FIT, Petr Fišer,
24 Espresso The algorithm: Espresso(f, d, r) { // Some pre-proessing is here do { do { f = Redue(f, d); f = Expand(f, r); f = Irredundant(f, d); } while ( fewer_terms_in(f) ); // Last gasp g = Redue_Gasp(f, r); g = Expand(g, r); f = Irredundant(f+g, d); } while ( G ); // Some post-proessing is here } Main loop PI-SCN-5, ČVUT FIT, Petr Fišer,
25 Espresso - Redue Maximally redue all ubes, so that the over is retained (i.e. no 1-minterm is left unovered) Example a b a b f = b + a + a + b f = ab + a + ab + b PI-SCN-5, ČVUT FIT, Petr Fišer,
26 Espresso - Expand Maximally expand all ubes, so that the over is retained (i.e. no 0-minterm is overed) Example a b a b f = ab + a + ab + b f = ab + a + a + b PI-SCN-5, ČVUT FIT, Petr Fišer,
27 Espresso - Irredundant Remove redundant ubes Example a b a b f = ab + a + a + b f = ab + a + a + b PI-SCN-5, ČVUT FIT, Petr Fišer,
28 Espresso Last Gasp Last gasp: // Redue ubes up to minterms. Cover need not be satisfied g = Redue_Gasp(f, r); // Expand them g = Expand(g, r); // and try to use them in the new over f = Irredundant(f+g, d); There is a hane that brand new ubes will appear A way to get out of a loal minimum PI-SCN-5, ČVUT FIT, Petr Fišer,
29 BOOM Espresso: refines the original funtion over BOOM: produes impliants from srath, the original over serves just as an aid and onstraint Randomized May be run iteratively to arbitrarily improve the solution CD-Searh Impliant Expansion Impliant Redution CP Solution PI-SCN-5, ČVUT FIT, Petr Fišer,
30 BOOM CD-Searh Coverage-Direted Searh Main phase Greedy, randomized algorithm Impliants generated top-down, by reduing universal hyperube (dimension n) literals are added to a ube, until it beomes an impliant Main idea: literals appearing most frequently in the unovered on-set are preferred PI-SCN-5, ČVUT FIT, Petr Fišer,
31 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1):... f(0):... Term in progress: Solution: f = PI-SCN-5, ČVUT FIT, Petr Fišer,
32 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): 6... f(0): 3... Term in progress: Solution: f = PI-SCN-5, ČVUT FIT, Petr Fišer,
33 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): f(0): Term in progress: Solution: f = PI-SCN-5, ČVUT FIT, Petr Fišer,
34 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): f(0): Term in progress: Solution: f = PI-SCN-5, ČVUT FIT, Petr Fišer,
35 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): f(0): Term in progress: Solution: f = PI-SCN-5, ČVUT FIT, Petr Fišer,
36 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): f(0): Term in progress: Solution: f = PI-SCN-5, ČVUT FIT, Petr Fišer,
37 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): f(0): Term in progress: (e ) Solution: f = One seleted randomly PI-SCN-5, ČVUT FIT, Petr Fišer,
38 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): ----X f(0): ----X Term in progress: (e ) Solution: f = Forget this part for now PI-SCN-5, ČVUT FIT, Petr Fišer,
39 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): 5---X f(0): 2---X Term in progress: (e ) Solution: f = PI-SCN-5, ČVUT FIT, Petr Fišer,
40 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): 54--X f(0): 23--X Term in progress: (e ) Solution: f = PI-SCN-5, ČVUT FIT, Petr Fišer,
41 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): 543-X f(0): 234-X Term in progress: (e ) Solution: f = PI-SCN-5, ČVUT FIT, Petr Fišer,
42 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): 5432X f(0): 2344X Term in progress: (e ) Solution: f = PI-SCN-5, ČVUT FIT, Petr Fišer,
43 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): 5432X f(0): 2345X Term in progress: (ae ) Solution: f = One seleted randomly PI-SCN-5, ČVUT FIT, Petr Fišer,
44 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): X---X f(0): X---X Term in progress: (ae ) Solution: f = PI-SCN-5, ČVUT FIT, Petr Fišer,
45 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): X4--X f(0): X1--X Term in progress: (ae ) Solution: f = PI-SCN-5, ČVUT FIT, Petr Fišer,
46 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): X42-X f(0): X13-X Term in progress: (ae ) Solution: f = PI-SCN-5, ČVUT FIT, Petr Fišer,
47 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): X422X f(0): X133X Term in progress: (ae ) Solution: f = PI-SCN-5, ČVUT FIT, Petr Fišer,
48 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): X422X f(0): X133X Term in progress: (abe ) Solution: f = abe Seleted PI-SCN-5, ČVUT FIT, Petr Fišer,
49 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): f(0): Term in progress: Solution: f = abe PI-SCN-5, ČVUT FIT, Petr Fišer,
50 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): f(0): Term in progress: (b ) Solution: f = abe One seleted randomly PI-SCN-5, ČVUT FIT, Petr Fišer,
51 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): 2X102 f(0): 3X453 Term in progress: (b d ) Solution: f = abe Seleted PI-SCN-5, ČVUT FIT, Petr Fišer,
52 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): 2X1X2 f(0): 3X4X3 Term in progress: (b d ) Solution: f = abe + b d Seleted PI-SCN-5, ČVUT FIT, Petr Fišer,
53 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): f(0): Term in progress: (a ) Solution: f = abe + b d One seleted randomly PI-SCN-5, ČVUT FIT, Petr Fišer,
54 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): X0100 f(0): X1011 Term in progress: (a d ) Solution: f = abe + b d One seleted randomly PI-SCN-5, ČVUT FIT, Petr Fišer,
55 CD-Searh Example d e a b a X X X 1 X X X X X 1 X X X X Literal ounts: abde f(1): X01X0 f(0): X10X1 Term in progress: (a b d ) Solution: f = abe + b d + a b d One seleted randomly PI-SCN-5, ČVUT FIT, Petr Fišer,
56 BOOM CD-Searh need not produe PIs impliants must be expanded Literals are tried for removal, while the ube is still an impliant Multiple-output funtions: CD-Searh is run for eah output separately impliants must be redued Literals are added, if the produed term impliates additional outputs All produed impliants are put into a ommon impliant pool Covering problem is solved at the end Fast heuristi (LCMC: least-overed, most overing) Fast exat CP solvers (Aura-II) PI-SCN-5, ČVUT FIT, Petr Fišer,
57 BOOM Iterative Proess PI-SCN-5, ČVUT FIT, Petr Fišer,
58 Prime Impliants Literals BOOM Iterative Proess Iterations PI-SCN-5, ČVUT FIT, Petr Fišer,
59 Summarized: BOOM Good for sparse (highly inompletely speified) funtions Computation of andidate literals is O(p), p is the number of terms Good for funtions with many inputs (up to thousands) No EXPTIME(n) algorithm involved Most of algorithms are O(n) Good for PLAs with speified off-set (fr) otherwise the off-set must be omputed, or tautology used Non-deterministi solution quality may be arbitrarily improved, for a ost of runtime mutations in CD-Searh all PIs will be produed in infinite time Bad for funtions with many outputs Group minimization not performed impliitly, like in Espresso Expensive impliant redution phase Bad for funtions speified by many terms Computation of andidate literals is O(p), p is the number of terms Other algorithms are O(p 2 ), p is the number of terms Non-deterministi solution quality is unpreditable If you have a truth table with 500 inputs and 1000 are terms, BOOM is the best hoie PI-SCN-5, ČVUT FIT, Petr Fišer,
60 FC-Min For multi-output funtions Group impliants are generated diretly On-set over is used just as a onstraint, like in BOOM Could be extremely fast Randomized Solution quality may be improved by intensifiation of the searh, for a ost of runtime Very low memory demands no additional term storage involved Good for highly unspeified funtions PI-SCN-5, ČVUT FIT, Petr Fišer,
61 FC-Min Algorithm 1. Find Retangle Cover of the on-set (therefore FC-Min) Determine impliants, their number, but not their struture (literals) 2. Validate the over using the on-set over Derive the struture of impliants and validate them 3. Expand impliants PI-SCN-5, ČVUT FIT, Petr Fišer,
62 { FC-Min Example Find Cover phase y0-y4 PLA: x 0 - x 4 y 0 - y Rows Columns t 1 {4, 6, 8} {y 3, y 4 } t 2 {1, 2, 7} {y 1, y 2 } t 3 {8, 9} {y 0, y 2 } t 4 {3} {y 1, y 3 } t 5 {0, 1} {y 0, y 1 } t 6 {4, 7} {y 2, y 4 } PI-SCN-5, ČVUT FIT, Petr Fišer,
63 FC-Min Impliant generation Main Idea: When a term (ube) should over a partiular output vetor (set of olumns), the orresponding input vetor must be ontained in this ube Thus the minimum term for t i must be onstruted as a minimum superube of all the input vetors orresponding to rows of t i PI-SCN-5, ČVUT FIT, Petr Fišer,
64 FC-Min Example impliant generation t 1 overs 4, 6 and PI-SCN-5, ČVUT FIT, Petr Fišer,
65 FC-Min Example impliant generation Impliants: t 1 : t 2 : t 3 : t 4 : t 5 : t 6 : SOP Forms: y 0 = t 3 + t 5 = x 0 x 2 x 3 ' + x 0 x 2 ' x 4 y 1 = t 2 + t 4 = x 2 'x 3 ' + x 0 ' x 1 x 2 x 3 x 4 y 2 = t 2 + t 3 + t 6 = x 2 'x 3 ' + x 0 x 2 x 3 ' + x 0 ' x 1 ' y 3 = t 1 + t 4 = x 1 'x 2 + x 0 ' x 1 x 2 x 3 x 4 y 4 = t 1 + t 6 = x 1 'x 2 + x 0 ' x 1 ' PI-SCN-5, ČVUT FIT, Petr Fišer,
66 FC-Min Impliant generation & validation Sounds nie. But what if the generated superube intersets the off-set (i.e. is not an impliant)? impliant is not valid, must be reomputed Options: 1. Reompute the whole retangle over 2. Chek an impliant for validity immediately after it is produed in the FC phase, generate a new one, if not valid FC and impliant generation phases are interleaved Retangle over generation algorithm is randomized and driven by depth fator, termination is guaranteed (singular ase of 1-term vetor) PI-SCN-5, ČVUT FIT, Petr Fišer,
67 FC-Min Impliant Expansion Superubes may be further expanded Like in BOOM attempting for literal removal, while the ube is still an impliant PI-SCN-5, ČVUT FIT, Petr Fišer,
68 FC-Min Summarized Good for funtions with many outputs or, better, many visible group impliants Bad for single-output funtions Here the impliant generation is performed purely adho Many inputs do not matter All algorithms are O(n) Number of terms, expliit off-set speifiation Like in BOOM PI-SCN-5, ČVUT FIT, Petr Fišer,
69 BOOM-II Combination of BOOM and FC-Min CD-Searh produes PIs BOOM START FC:BOOM FC-Min FC-Min produes group impliants Expensive Impliant Redution phase is substituted by FC-Min BOOM (CD-S, IE, IR) FC-Min (FC, FI, IE) NO STOP? YES CP Solution END PI-SCN-5, ČVUT FIT, Petr Fišer,
70 SOP Minimization Referenes W.V. Quine, The problem of simplifying truth funtions, Amer. Math. Monthly, 59, No.8, 1952, pp E.J. MCluskey, Minimization of Boolean funtions, The Bell System Tehnial Journal, 35, No. 5, Nov. 1956, pp R.K. Brayton et al., Logi minimization algorithms for VLSI synthesis, Boston, MA, Kluwer Aademi Publishers, 1984, 192 pp. O. Coudert and J.C. Madre. Impliit and Inremental Computation of Primes and Essential Primes of Boolean funtions, Pro. of 29th DAC, Anaheim CA, USA, June 1992, pp O. Coudert, Two-level logi minimization: an overview, Integration, the VLSI journal, 17-2, pp , Ot O. Coudert, J.C. Madre and H. Fraisse. A New Viewpoint on Two-Level Logi Minimization, Pro. of 30th DAC, Dallas TX, USA, June 1993, pp O. Coudert, Doing two-level logi minimization 100 times faster, Pro. of the sixth annual ACM-SIAM symposium on Disrete algorithms, 1995, pp P. Fišer and J. Hlavička, BOOM - A Heuristi Boolean Minimizer, Computers and Informatis, Vol. 22, 2003, No. 1, pp P. Fišer and H. Kubátová, Boolean Minimizer FC-Min: Coverage Finding Proess, Pro. 30th Euromiro Symposium on Digital Systems Design (DSD'04), Rennes (FR), , pp P. Fišer, H. Kubátová, Two-Level Boolean Minimizer BOOM-II, Pro. 6th Int. Workshop on Boolean Problems (IWSBP'04), Freiberg, Germany, , pp PI-SCN-5, ČVUT FIT, Petr Fišer,
71 ESOP Minimization The on-set must be overed all 1 s = = = = = = 0 1 s must be overed by an odd number of ubes, 0 s by even number of ubes PI-SCN-5, ČVUT FIT, Petr Fišer,
72 ESOP Minimization Why ESOP synthesis / minimization (and why not)? XOR is really powerful XOR-based iruits are well testable XOR gate is big But not too muh. 2-NAND = 4 transistors, 2-XOR = 6 transistors and XOR-based iruits sometimes have muh less gates than only NAND-based ones Not many well-known ESOP minimization algorithms Where is the problem? ESOP is not as intuitive as SOP What proesses produe ESOPs? PI-SCN-5, ČVUT FIT, Petr Fišer,
73 ESOP Minimization SOP: a b + b + a + ab a b a b ESOP: ab a b PI-SCN-5, ČVUT FIT, Petr Fišer,
74 ESOP Minimization SOP: ab + a b + a b + ab a b a b ESOP: a b PI-SCN-5, ČVUT FIT, Petr Fišer,
75 PI-SCN-5, ČVUT FIT, Petr Fišer, ESOP Minimization Mostly based on iterative ube transformations (Boolean): x x x x x x x x f f x f x f x f f x f x f f f x f x f f x f x f where : expansion Davio Negative : expansion (Reed - Muller) Davio Positive : expansion Shannon : expansion Shannon xy y xy x x x x 1 1 1
76 EXORCISM Based on these fats: 1. Two idential ubes may be added to ESOP, without hanging the funtion 1 2 n = 1 2 n 2. Distane-1 ubes may be merged ab ab = a + Exorlink operation Generalization of several simple ube transformations Replaing two ubes by a set of ubes, without hanging the funtion Distane-k Exorlink Distane of proessed ubes is k Produes k! ube groups, k ubes in eah PI-SCN-5, ČVUT FIT, Petr Fišer,
77 EXORCISM Algorithm esop HeuristiMinimization( fun F, iterations it ) { esop Cover = GenerateStartingCover( F ); for ( i = 0; i < iterations; i++ ) { ResetCubePairs( Cover ); do { do { Cover = AgressiveMinimization(Cover); } while (there is improvement); Cover = LastGaspMinimization(Cover); } while (there is improvement); } Cover = RefinementMinimization(Cover); return Cover; } [Mishhenko, 2001] PI-SCN-5, ČVUT FIT, Petr Fišer,
78 Referenes ESOP Minimization D. E. Muller. Appliation of Boolean algebra to swithing iruit design and to error detetion. IRE Trans. on Eletron. Comp. Vol. EC-3, pp. 6-12, D. Brand, T. Sasao, "Minimization of AND-EXOR Expressions Using Rewrite Rules", IEEE Transations on Computers, vol. 42, pp , N. Song, M. Perkowski, "EXORCISM-MV-2: Minimization of Exlusive Sum of Produt Expressions for Multiple-Valued Input Inompletely Speified Funtions, ISMVL 1993, pp A. Mishhenko, M. Perkowski, "Fast Heuristi Minimization of Exlusive-Sums-of- Produts" In International Workshop on Reed-Muller expansions in iruit design, 2001, pp N. Song, Minimization of Exlusive Sum of Produt Expressions for Multi-Valued Input Inompletely Speified Funtions, M.S. Thesis. EE Dept. Portland State University.Portland, OR, S. Stergiou, K. Daskalakis, G. Papakonstantinou, "A fast and effiient heuristi ESOP minimization algorithm" In Proeedings of the 14th ACM Great Lakes symposium on VLSI, Boston, MA, USA, 2004, pp PI-SCN-5, ČVUT FIT, Petr Fišer,
Multilevel Logic Synthesis Algebraic Methods
Multilevel Logic Synthesis Algebraic Methods Logic Circuits Design Seminars WS2010/2011, Lecture 6 Ing. Petr Fišer, Ph.D. Department of Digital Design Faculty of Information Technology Czech Technical
More informationBinary Decision Diagrams
Binary Decision Diagrams Logic Circuits Design Seminars WS2010/2011, Lecture 2 Ing. Petr Fišer, Ph.D. Department of Digital Design Faculty of Information Technology Czech Technical University in Prague
More informationDecomposition of Multi-Output Boolean Functions - PRELIMINARY VERSION
Decomposition of Multi-Output Boolean Functions - PRELIMINARY VERSION Dimitrios Voudouris, Marios Kalathas and George Papakonstantinou National Technical University of Athens (funded by the project Protagoras/NTUA)
More informationFORMAL METHODS LECTURE VI BINARY DECISION DIAGRAMS (BDD S)
Alessandro Artale (FM First Semester 2009/2010) p. 1/38 FORMAL METHODS LECTURE VI BINARY DECISION DIAGRAMS (BDD S) Alessandro Artale Faulty of Computer Siene Free University of Bolzano artale@inf.unibz.it
More informationCMSC 451: Lecture 9 Greedy Approximation: Set Cover Thursday, Sep 28, 2017
CMSC 451: Leture 9 Greedy Approximation: Set Cover Thursday, Sep 28, 2017 Reading: Chapt 11 of KT and Set 54 of DPV Set Cover: An important lass of optimization problems involves overing a ertain domain,
More informationVariable Reordering for Reversible Wave Cascades - PRELIMINARY VERSION
Variable Reordering for Reversible Wave Cascades - PRELIMINARY VERSION Dimitrios Voudouris, Marinos Sampson and George Papakonstantinou National Technical University of Athens, Greece. Abstract In this
More informationEngr354: Digital Logic Circuits
Engr354: Digitl Logi Ciruits Chpter 4: Logi Optimiztion Curtis Nelson Logi Optimiztion In hpter 4 you will lern out: Synthesis of logi funtions; Anlysis of logi iruits; Tehniques for deriving minimum-ost
More informationMaximum Entropy and Exponential Families
Maximum Entropy and Exponential Families April 9, 209 Abstrat The goal of this note is to derive the exponential form of probability distribution from more basi onsiderations, in partiular Entropy. It
More informationPLA Minimization for Low Power VLSI Designs
PLA Minimization for Low Power VLSI Designs Sasan Iman, Massoud Pedram Department of Electrical Engineering - Systems University of Southern California Chi-ying Tsui Department of Electrical and Electronics
More informationL6: Two-level minimization. Reading material
L6: Two-level minimization Reading material de Micheli pp. 269-343 p. 2 - Advanced Logic Design L6 - Elena Dubrova Formulation of the two-level minimization problem input: a Boolean function f(x,x 2,...,x
More informationTestability of SPP Three-Level Logic Networks
Testability of SPP Three-Level Logic Networks Valentina Ciriani Anna Bernasconi Rolf Drechsler Department of Computer Science University of Pisa 561 Pisa, Italy {ciriani, annab}@di.unipi.it Institute of
More informationLogic Synthesis of EXOR Projected Sum of Products
Logic Synthesis of EXOR Projected Sum of Products Anna Bernasconi, Valentina Ciriani 2, and Roberto Cordone 2 Department of Computer Science, University of Pisa Italy, annab@di.unipi.it 2 DTI, University
More informationFundamental Algorithms for System Modeling, Analysis, and Optimization
Fundamental Algorithms for System Modeling, Analysis, and Optimization Edward A. Lee, Jaijeet Roychowdhury, Sanjit A. Seshia UC Berkeley EECS 244 Fall 2016 Lecturer: Yu-Yun Dai Copyright 2010-date, E.
More informationIrredundant Sum-of-Products Expressions - J. T. Butler
On the minimization of SOP s for Bi-Decomposable Functions T. Sasao* & J. T. Butler *Kyushu Institute of Technology, Iizuka, JAPAN Naval Postgraduate School Monterey, CA -5 U.S.A. Outline Introduction
More informationLogic Minimization. Two-Level. University of California. Prof. Srinivas Devadas. Prof. Richard Newton Prof. Sanjit Seshia. Prof.
Two-Level Logic Minimization Prof. Srinivas Devadas MIT Prof. Kurt Keutzer Prof. Richard Newton Prof. Sanjit Seshia University of California Berkeley, CA 1 Topics Motivation Boolean functions & notation
More informationHankel Optimal Model Order Reduction 1
Massahusetts Institute of Tehnology Department of Eletrial Engineering and Computer Siene 6.245: MULTIVARIABLE CONTROL SYSTEMS by A. Megretski Hankel Optimal Model Order Redution 1 This leture overs both
More informationProduct Policy in Markets with Word-of-Mouth Communication. Technical Appendix
rodut oliy in Markets with Word-of-Mouth Communiation Tehnial Appendix August 05 Miro-Model for Inreasing Awareness In the paper, we make the assumption that awareness is inreasing in ustomer type. I.e.,
More informationECE 3060 VLSI and Advanced Digital Design
ECE 3060 VLSI and Advanced Digital Design Lecture 12 Computer-Aided Heuristic Two-level Logic Minimization Computer-Aided Heuristic Twolevel Logic Minimization Heuristic logic minimization Principles Operators
More informationSynthesis of verifiably hazard-free asynchronous control circuits
Synthesis of verifiably hazardfree asynhronous ontrol iruits L. Lavagno Dept. of EECS University of California, Berkeley K. Keutzer AT&T Bell Laboratories Murray Hill, NJ November 9, 990 A. SangiovanniVinentelli
More informationDeveloping Excel Macros for Solving Heat Diffusion Problems
Session 50 Developing Exel Maros for Solving Heat Diffusion Problems N. N. Sarker and M. A. Ketkar Department of Engineering Tehnology Prairie View A&M University Prairie View, TX 77446 Abstrat This paper
More informationNonreversibility of Multiple Unicast Networks
Nonreversibility of Multiple Uniast Networks Randall Dougherty and Kenneth Zeger September 27, 2005 Abstrat We prove that for any finite direted ayli network, there exists a orresponding multiple uniast
More informationComplexity of Regularization RBF Networks
Complexity of Regularization RBF Networks Mark A Kon Department of Mathematis and Statistis Boston University Boston, MA 02215 mkon@buedu Leszek Plaskota Institute of Applied Mathematis University of Warsaw
More informationSum-of-Generalized Products Expressions Applications and Minimization
Sum-of-Generalized Products Epressions Applications and Minimization Tsutomu Sasao Department of Computer Science and Electronics Kyushu Institute of Technology Iizuka 80-850 Japan Abstract This paper
More informationQ2. [40 points] Bishop-Hill Model: Calculation of Taylor Factors for Multiple Slip
27-750, A.D. Rollett Due: 20 th Ot., 2011. Homework 5, Volume Frations, Single and Multiple Slip Crystal Plastiity Note the 2 extra redit questions (at the end). Q1. [40 points] Single Slip: Calulating
More informationPAPER Minimization of Reversible Wave Cascades
IEICE TRANS. FUNDAMENTALS, VOL.E88 A, NO.4 APRIL 2005 1015 PAPER Minimization of Reversible Wave Cascades Dimitrios VOUDOURIS a), Stergios STERGIOU b), and George PAPAKONSTANTINOU c), Nonmembers SUMMARY
More informationUnit 4. Combinational Circuits
Unit 4. Comintionl Ciruits Digitl Eletroni Ciruits (Ciruitos Eletrónios Digitles) E.T.S.I. Informáti Universidd de Sevill 5/10/2012 Jorge Jun 2010, 2011, 2012 You re free to opy, distriute
More informationAdvanced Computational Fluid Dynamics AA215A Lecture 4
Advaned Computational Fluid Dynamis AA5A Leture 4 Antony Jameson Winter Quarter,, Stanford, CA Abstrat Leture 4 overs analysis of the equations of gas dynamis Contents Analysis of the equations of gas
More informationWEEK 3.1 MORE ON KARNAUGH MAPS
WEEK 3. MORE ON KARNAUGH MAPS Don t Cares Sometimes, we might have inputs and it doesn t matter what the output is; i.e., we don t care what the output is. These situations are called don t cares. Rather
More informationAnnouncements. Office Hours Swap: OH schedule has been updated to reflect this.
SA Solving Announements Offie Hours Swap: Zavain has offie hours from 4-6PM toay in builing 460, room 040A. Rose has offie hours tonight from 7-9PM in Gates B26B. Keith has offie hours hursay from 2-4PM
More informationIST 4 Information and Logic
IST 4 Information and Logi T = today x= hw#x out x= hw#x due mon tue wed thr fri 3 M 7 oh M 4 oh oh 2M2 2 oh oh 2 oh 28 oh M2 oh oh = offie hours 5 3 Mx= MQx out 2 oh 3 4 oh oh midterms oh Mx= MQx due
More informationChapter 4 Optimized Implementation of Logic Functions
Chapter 4 Optimized Implementation of Logic Functions Logic Minimization Karnaugh Maps Systematic Approach for Logic Minimization Minimization of Incompletely Specified Functions Tabular Method for Minimization
More information7 Max-Flow Problems. Business Computing and Operations Research 608
7 Max-Flow Problems Business Computing and Operations Researh 68 7. Max-Flow Problems In what follows, we onsider a somewhat modified problem onstellation Instead of osts of transmission, vetor now indiates
More informationState Diagrams. Margaret M. Fleck. 14 November 2011
State Diagrams Margaret M. Flek 14 November 2011 These notes over state diagrams. 1 Introdution State diagrams are a type of direted graph, in whih the graph nodes represent states and labels on the graph
More informationLogic Synthesis. Basic Definitions. k-cubes
Logic Synthesis Minimization of Boolean logic Technology-independent mapping Objective: minimize # of implicants, # of literals, etc. Not directly related to precise technology (# transistors), but correlated
More informationA New Viewpoint on Two-Level Logic Minimization
A New Viewpoint on Two-Level Logic Minimization Olivier Coudert Jean Christophe Madre Henri Fraisse Bull Corporate Research Center Rue Jean Jaurès 78340 Les Clayes-sous-bois, FRANCE Abstract This paper
More information7.1 Roots of a Polynomial
7.1 Roots of a Polynomial A. Purpose Given the oeffiients a i of a polynomial of degree n = NDEG > 0, a 1 z n + a 2 z n 1 +... + a n z + a n+1 with a 1 0, this subroutine omputes the NDEG roots of the
More information3.2 Gaussian (Normal) Random Numbers and Vectors
3.2 Gaussian (Normal) Random Numbers and Vetors A. Purpose Generate pseudorandom numbers or vetors from the Gaussian (normal) distribution. B. Usage B.1 Generating Gaussian (normal) pseudorandom numbers
More informationSearching All Approximate Covers and Their Distance using Finite Automata
Searhing All Approximate Covers and Their Distane using Finite Automata Ondřej Guth, Bořivoj Melihar, and Miroslav Balík České vysoké učení tehniké v Praze, Praha, CZ, {gutho1,melihar,alikm}@fel.vut.z
More informationA Characterization of Wavelet Convergence in Sobolev Spaces
A Charaterization of Wavelet Convergene in Sobolev Spaes Mark A. Kon 1 oston University Louise Arakelian Raphael Howard University Dediated to Prof. Robert Carroll on the oasion of his 70th birthday. Abstrat
More informationIndian Institute of Technology Bombay. Department of Electrical Engineering. EE 325 Probability and Random Processes Lecture Notes 3 July 28, 2014
Indian Institute of Tehnology Bombay Department of Eletrial Engineering Handout 5 EE 325 Probability and Random Proesses Leture Notes 3 July 28, 2014 1 Axiomati Probability We have learned some paradoxes
More informationESE535: Electronic Design Automation. Today. Problem. EDA Use PLA. Programmable Array Logic (PLAs) Two-Level Logic Optimization
ESE535: Electronic Design Automation Today Day 4: February 25, 2009 Two-Level Logic-Synthesis Two-Level Logic Optimization Problem Definitions Basic Algorithm: Quine-McClusky Improvements 1 2 Problem EDA
More informationAnand Raghunathan MSEE 348
ECE 595Z: Digital VLSI Design Automation, Spring 2012 2012 Anand Raghunathan 1 ECE 595Z Digital Systems Design Automation Module 2 (Lectures 3-5) : Advanced Boolean Algebra Lecture 5 Anand Raghunathan
More information15.12 Applications of Suffix Trees
248 Algorithms in Bioinformatis II, SoSe 07, ZBIT, D. Huson, May 14, 2007 15.12 Appliations of Suffix Trees 1. Searhing for exat patterns 2. Minimal unique substrings 3. Maximum unique mathes 4. Maximum
More informationSequence Analysis, WS 14/15, D. Huson & R. Neher (this part by D. Huson & J. Fischer) January 21,
Sequene Analysis, WS 14/15, D. Huson & R. Neher (this part by D. Huson & J. Fisher) January 21, 201511 9 Suffix Trees and Suffix Arrays This leture is based on the following soures, whih are all reommended
More information11.1 Polynomial Least-Squares Curve Fit
11.1 Polynomial Least-Squares Curve Fit A. Purpose This subroutine determines a univariate polynomial that fits a given disrete set of data in the sense of minimizing the weighted sum of squares of residuals.
More informationLightpath routing for maximum reliability in optical mesh networks
Vol. 7, No. 5 / May 2008 / JOURNAL OF OPTICAL NETWORKING 449 Lightpath routing for maximum reliability in optial mesh networks Shengli Yuan, 1, * Saket Varma, 2 and Jason P. Jue 2 1 Department of Computer
More informationInadmissible Class of Boolean Functions under Stuck-at Faults
Inadmissible Class of Boolean Functions under Stuck-at Faults Debesh K. Das 1, Debabani Chowdhury 1, Bhargab B. Bhattacharya 2, Tsutomu Sasao 3 1 Computer Sc. & Engg. Dept., Jadavpur University, Kolkata
More informationTHRESHOLD LOGIC. María J. Avedillo, José M. Quintana, and Adoración Rueda
THRESHOLD LOGIC María J. Avedillo, José M. Quintana, and Adoraión Rueda Instituto de Miroeletrónia de Sevilla - Centro Naional de Miroeletrónia Avda. Reina Meredes s/n, (Edif. CICA) E-402, Sevilla, Spain
More informationELEC Digital Logic Circuits Fall 2014 Logic Minimization (Chapter 3)
ELE 2200-002 Digital Logic ircuits Fall 204 Logic Minimization (hapter 3) Vishwani D. grawal James J. Danaher Professor Department of Electrical and omputer Engineering uburn University, uburn, L 36849
More informationEXACT MINIMIZATION OF AND-EXOR EXPRESSIONS OF PRACTICAL BENCHMARK FUNCTIONS
Journal of Circuits, Systems, and Computers Vol. 18, No. 3 (2009) 465 486 c World Scientific Publishing Company EXACT MINIMIZATION OF AND-EXOR EXPRESSIONS OF PRACTICAL BENCHMARK FUNCTIONS TAKASHI HIRAYAMA
More informationA new initial search direction for nonlinear conjugate gradient method
International Journal of Mathematis Researh. ISSN 0976-5840 Volume 6, Number 2 (2014), pp. 183 190 International Researh Publiation House http://www.irphouse.om A new initial searh diretion for nonlinear
More informationAn Efficient Sequential SAT Solver With Improved Search Strategies
An Effiient Sequential SAT Solver With Improved Searh Strategies F. Lu, M.K. Iyer, G. Parthasarathy, L.-C. Wang, and K.-T. Cheng K.C. Chen Department of ECE, Design Tehnology University of California at
More informationA Fast Method to Derive Minimum SOPs for Decomposable Functions
A Fast Method to Derive Minimum SOPs for Decomposable Functions Tsutomu Sasao Center for Microelectronic Systems and Department of Computer Science and Electronics Kyushu Institute of Technology Iizuka,
More informationArithmetic Circuits. Comp 120, Spring 05 2/10 Lecture. Today s BIG Picture Reading: Study Chapter 3. (Chapter 4 in old book)
omp 2, pring 5 2/ Leture page Arithmeti iruits Didn t I learn how to do addition in the seond grade? UN ourses aren t what they used to be... + Finally; time to build some serious funtional bloks We ll
More informationAn Application of Autocorrelation Functions to Find Linear Decompositions for Incompletely Specified Index Generation Functions
03 IEEE 43rd International Symposium on Multiple-Valued Logic An Application of Autocorrelation Functions to Find Linear Decompositions for Incompletely Specified Index Generation Functions Tsutomu Sasao
More informationOn the Minimization of SOPs for Bi-Decomposable Functions
On the Minimization of SOPs for Bi-Decomposable Functions Tsutomu Sasao Jon T. Butler Center for Microelectronic Systems Department of Electrical and Department of Computer Science and Electronics and
More informationChapter 3. Table of content Chapter 1: Switching Algebra Chapter 2: Logical Levels, Timing & Delays
hapter 3 Dr.-ng. Stefan Werner Tale of ontent hapter 1: Swithing lgera hapter 2: Logial Levels, Timing & Delays hapter 3: Karnaugh-Veith-Maps hapter 4: ominational iruit Design hapter 5: Lathes and Flip
More informationProbabilistic Graphical Models
Probabilisti Graphial Models 0-708 Undireted Graphial Models Eri Xing Leture, Ot 7, 2005 Reading: MJ-Chap. 2,4, and KF-hap5 Review: independene properties of DAGs Defn: let I l (G) be the set of loal independene
More informationL4: Karnaugh diagrams, two-, and multi-level minimization. Elena Dubrova KTH / ICT / ES
L4: Karnaugh diagrams, two-, and multi-level minimization Elena Dubrova KTH / ICT / ES dubrova@kth.se Combinatorial system a(t) not(a(t)) A combinatorial system has no memory - its output depends therefore
More informationLogic Synthesis and Verification
Logic Synthesis and Verification Jie-Hong Roland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Fall 24 Two-Level Logic Minimization (/2) Reading: Logic Synthesis in a Nutshell
More informationWord of Mass: The Relationship between Mass Media and Word-of-Mouth
Word of Mass: The Relationship between Mass Media and Word-of-Mouth Roman Chuhay Preliminary version Marh 6, 015 Abstrat This paper studies the optimal priing and advertising strategies of a firm in the
More informationFault Tolerant Variable Block Carry Skip Logic (VBCSL) using Parity Preserving Reversible Gates
Fault Tolerant Variable lok Carry Skip Logi (VCSL) using Parity Preserving Reversible Gates Md. Saiful Islam, M. M. Rahman*, Zerina egum, and M. Z. Hafiz Institute of Information Tehnology, University
More information2009 Spring CS211 Digital Systems & Lab CHAPTER 2: INTRODUCTION TO LOGIC CIRCUITS
CHAPTER 2: INTRODUCTION TO LOGIC CIRCUITS What will we learn? 2 Logic functions and circuits Boolean Algebra Logic gates and Synthesis CAD tools and VHDL Read Section 2.9 and 2.0 Terminology 3 Digital
More informationCSC2515 Winter 2015 Introduc3on to Machine Learning. Lecture 5: Clustering, mixture models, and EM
CSC2515 Winter 2015 Introdu3on to Mahine Learning Leture 5: Clustering, mixture models, and EM All leture slides will be available as.pdf on the ourse website: http://www.s.toronto.edu/~urtasun/ourses/csc2515/
More informationDiscrete Bessel functions and partial difference equations
Disrete Bessel funtions and partial differene equations Antonín Slavík Charles University, Faulty of Mathematis and Physis, Sokolovská 83, 186 75 Praha 8, Czeh Republi E-mail: slavik@karlin.mff.uni.z Abstrat
More informationLogic Synthesis and Verification
Logi Synthesis nd Verifition SOPs nd Inompletely Speified Funtions Jie-Hong Rolnd Jing 江介宏 Deprtment of Eletril Engineering Ntionl Tiwn University Fll 2010 Reding: Logi Synthesis in Nutshell Setion 2 most
More information6.4 Dividing Polynomials: Long Division and Synthetic Division
6 CHAPTER 6 Rational Epressions 6. Whih of the following are equivalent to? y a., b. # y. y, y 6. Whih of the following are equivalent to 5? a a. 5, b. a 5, 5. # a a 6. In your own words, eplain one method
More informationWEEK 2.1 BOOLEAN ALGEBRA
WEEK 2.1 BOOLEAN ALGEBRA 1 Boolean Algebra Boolean algebra was introduced in 1854 by George Boole and in 1938 was shown by C. E. Shannon to be useful for manipulating Boolean logic functions. The postulates
More informationETNA Kent State University
% { Eletroni Transations on Numerial Analysis. Volume 21, pp. 20-27, 2005. Copyright 2005,. ISSN 1068-9613. QR FACTORIZATIONS USING A RESTRICTED SET OF ROTATIONS DIANNE P. O LEARY AND STEPHEN S. BULLOCK
More informationmax min z i i=1 x j k s.t. j=1 x j j:i T j
AM 221: Advaned Optimization Spring 2016 Prof. Yaron Singer Leture 22 April 18th 1 Overview In this leture, we will study the pipage rounding tehnique whih is a deterministi rounding proedure that an be
More informationSufficient Conditions for a Flexible Manufacturing System to be Deadlocked
Paper 0, INT 0 Suffiient Conditions for a Flexile Manufaturing System to e Deadloked Paul E Deering, PhD Department of Engineering Tehnology and Management Ohio University deering@ohioedu Astrat In reent
More informationOlivier Coudert Jean Christophe Madre Henri Fraisse. Bull Corporate Research Center. Rue Jean Jaures Les Clayes-sous-bois, FRANCE
A New Viewpoint on Two-Level Logic Minimization Olivier Coudert Jean Christophe Madre Henri Fraisse Bull Corporate Research Center Rue Jean Jaures 78340 Les Clayes-sous-bois, FRANCE Abstract This paper
More informationFormal Verification SE303 Conception des systèmes sur puces (SoC)
Formal Verifiation SE33 Coneption des systèmes sur pues (SoC) Ulrih Kühne 29//27 Outline Introdution Short History of Hardware Failures Design and Verifiation Proess Funtional Verifiation Ciruit Models
More informationChapter 2: Solution of First order ODE
0 Chapter : Solution of irst order ODE Se. Separable Equations The differential equation of the form that is is alled separable if f = h g; In order to solve it perform the following steps: Rewrite the
More information(a)
HEURISTIC TWO-LEVEL LOGIC OPTIMIZATION cflgiovanni De Micheli Stanford University Outline ffl Heuristic logic minimization. ffl Principles. ffl Operators on logic covers. ffl Espresso. Heuristic minimization
More informationImproved ESOP-based Synthesis of Reversible Logic
Improved ESOP-based Synthesis of Reversible Logic N. M. Nayeem Dept. of Math & Computer Science University of Lethbridge Lethbridge, AB, Canada noor.nayeem@uleth.ca J. E. Rice Dept. of Math & Computer
More informationCounting Idempotent Relations
Counting Idempotent Relations Beriht-Nr. 2008-15 Florian Kammüller ISSN 1436-9915 2 Abstrat This artile introdues and motivates idempotent relations. It summarizes haraterizations of idempotents and their
More informationLarge-Scale SOP Minimization Using Decomposition and Functional Properties
10.2 Large-Scale SOP Minimization Using Decomposition and Functional Properties Alan Mishchenko Department of Electrical Engineering and Computer Sciences University of California, Berkeley Berkeley, CA
More informationc-perfect Hashing Schemes for Binary Trees, with Applications to Parallel Memories
-Perfet Hashing Shemes for Binary Trees, with Appliations to Parallel Memories (Extended Abstrat Gennaro Cordaso 1, Alberto Negro 1, Vittorio Sarano 1, and Arnold L.Rosenberg 2 1 Dipartimento di Informatia
More informationLECTURE NOTES FOR , FALL 2004
LECTURE NOTES FOR 18.155, FALL 2004 83 12. Cone support and wavefront set In disussing the singular support of a tempered distibution above, notie that singsupp(u) = only implies that u C (R n ), not as
More informationProbabilistic Graphical Models
Probabilisti Graphial Models David Sontag New York University Leture 12, April 19, 2012 Aknowledgement: Partially based on slides by Eri Xing at CMU and Andrew MCallum at UMass Amherst David Sontag (NYU)
More informationParallel disrete-event simulation is an attempt to speed-up the simulation proess through the use of multiple proessors. In some sense parallel disret
Exploiting intra-objet dependenies in parallel simulation Franeso Quaglia a;1 Roberto Baldoni a;2 a Dipartimento di Informatia e Sistemistia Universita \La Sapienza" Via Salaria 113, 198 Roma, Italy Abstrat
More informationSingular Event Detection
Singular Event Detetion Rafael S. Garía Eletrial Engineering University of Puerto Rio at Mayagüez Rafael.Garia@ee.uprm.edu Faulty Mentor: S. Shankar Sastry Researh Supervisor: Jonathan Sprinkle Graduate
More informationFormal Verification by Model Checking
Outline Formal Verifiation by Model Cheking Natasha Sharygina Carnegie Mellon University Guest Letures at the Analysis of Software Artifats Class, Spring 2005 1 Leture 1: Overview of Model Cheking Leture
More informationChapter 2 Combinational Logic Circuits
Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 1 Gate Circuits and Boolean Equations Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. Overview Part 1 Gate
More informationNEW MEANS OF CYBERNETICS, INFORMATICS, COMPUTER ENGINEERING, AND SYSTEMS ANALYSIS
Cybernetis and Systems Analysis, Vol. 43, No. 5, 007 NEW MEANS OF CYBERNETICS, INFORMATICS, COMPUTER ENGINEERING, AND SYSTEMS ANALYSIS ARCHITECTURAL OPTIMIZATION OF A DIGITAL OPTICAL MULTIPLIER A. V. Anisimov
More informationTwo-level logic minimization: an overview
Two-level logic minimization: an overview Olivier Coudert DEC, Paris Research Laboratory, 85 Avenue Victor Hugo, 92500 Rueil Malmaison, France INTEGRATION, the VLSI journal, 17-2, pp. 97 140, October 1994.
More informationLecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University
Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University Original Source: Aby K George, ECE Department, Wayne State University Contents The Map method Two variable
More information4.3 Singular Value Decomposition and Analysis
4.3 Singular Value Deomposition and Analysis A. Purpose Any M N matrix, A, has a Singular Value Deomposition (SVD) of the form A = USV t where U is an M M orthogonal matrix, V is an N N orthogonal matrix,
More informationWhere as discussed previously we interpret solutions to this partial differential equation in the weak sense: b
Consider the pure initial value problem for a homogeneous system of onservation laws with no soure terms in one spae dimension: Where as disussed previously we interpret solutions to this partial differential
More informationControl Theory association of mathematics and engineering
Control Theory assoiation of mathematis and engineering Wojieh Mitkowski Krzysztof Oprzedkiewiz Department of Automatis AGH Univ. of Siene & Tehnology, Craow, Poland, Abstrat In this paper a methodology
More informationTaste for variety and optimum product diversity in an open economy
Taste for variety and optimum produt diversity in an open eonomy Javier Coto-Martínez City University Paul Levine University of Surrey Otober 0, 005 María D.C. Garía-Alonso University of Kent Abstrat We
More informationMidterm1 Review. Jan 24 Armita
Midterm1 Review Jan 24 Armita Outline Boolean Algebra Axioms closure, Identity elements, complements, commutativity, distributivity theorems Associativity, Duality, De Morgan, Consensus theorem Shannon
More informationA Functional Representation of Fuzzy Preferences
Theoretial Eonomis Letters, 017, 7, 13- http://wwwsirporg/journal/tel ISSN Online: 16-086 ISSN Print: 16-078 A Funtional Representation of Fuzzy Preferenes Susheng Wang Department of Eonomis, Hong Kong
More informationChapter 2: Princess Sumaya Univ. Computer Engineering Dept.
hapter 2: Princess Sumaya Univ. omputer Engineering Dept. Basic Definitions Binary Operators AND z = x y = x y z=1 if x=1 AND y=1 OR z = x + y z=1 if x=1 OR y=1 NOT z = x = x z=1 if x=0 Boolean Algebra
More informationMulti-Level Logic Optimization. Technology Independent. Thanks to R. Rudell, S. Malik, R. Rutenbar. University of California, Berkeley, CA
Technology Independent Multi-Level Logic Optimization Prof. Kurt Keutzer Prof. Sanjit Seshia EECS University of California, Berkeley, CA Thanks to R. Rudell, S. Malik, R. Rutenbar 1 Logic Optimization
More informationOn the Bit Error Probability of Noisy Channel Networks With Intermediate Node Encoding I. INTRODUCTION
5188 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 54, NO. 11, NOVEMBER 2008 [8] A. P. Dempster, N. M. Laird, and D. B. Rubin, Maximum likelihood estimation from inomplete data via the EM algorithm, J.
More informationLecture 7: Sampling/Projections for Least-squares Approximation, Cont. 7 Sampling/Projections for Least-squares Approximation, Cont.
Stat60/CS94: Randomized Algorithms for Matries and Data Leture 7-09/5/013 Leture 7: Sampling/Projetions for Least-squares Approximation, Cont. Leturer: Mihael Mahoney Sribe: Mihael Mahoney Warning: these
More informationUNIT 5 KARNAUGH MAPS Spring 2011
UNIT 5 KRNUGH MPS Spring 2 Karnaugh Maps 2 Contents Minimum forms of switching functions Two- and three-variable Four-variable Determination of minimum expressions using essential prime implicants Five-variable
More informationCarry Look-ahead Adders. EECS150 - Digital Design Lecture 12 - Combinational Logic & Arithmetic Circuits Part 2. Carry Look-ahead Adders
EECS5 - Digital Design Leture 2 - Combinational Logi & Arithmeti Ciruits Part 2 Otober 3, 22 John Wawrzynek In general, for n-bit addition best we an ahieve is delay α log(n) How do we arrange this? (think
More information