Irredundant Sum-of-Products Expressions - J. T. Butler

Size: px
Start display at page:

Download "Irredundant Sum-of-Products Expressions - J. T. Butler"

Transcription

1 On the minimization of SOP s for Bi-Decomposable Functions T. Sasao* & J. T. Butler *Kyushu Institute of Technology, Iizuka, JAPAN Naval Postgraduate School Monterey, CA -5 U.S.A. Outline Introduction s Orthodox Functions Experimental Results Conclusions Introduction Product (implicant) - The AND of variables or their complement (e.g. x x is a product of f x x x PI - prime implicant p of function f - f is for all assignments of values to the variables such that p is, and deleting any variable produces a product that does not have this property. (e.g. x x x is a PI of f.) Introduction SOP - sum-of-products expression is the OR of products. F x xx is an SOP. ISOP - irredundant SOP is an SOP in which removing any product or literal changes the function. F x x x is not an ISOP, because removing x x does not change the function; i.e. F x. Introduction MSOP minimum sum-of-products - ISOP of a function f with the fewest PIs. ( MSOP : f ) = number of product terms in an MSOP of f Introduction A function f (X,Y) has an OR bidecomposition if it can be expressed as f ( X, Y) h ( X ) h ( Y ) 5 6

2 Introduction A function f (X,Y) has an AND bidecomposition if it can be expressed as f ( X, Y) h( X) h ( Y ) Lemma. Let h (X ) and h (X ) be functions not identically, where X and X are disjoint. Then, (MSOP: h h) (MSOP: h) (MSOP: h) (MSOP : hh) (MSOP : h) (MSOP : h) It is tempting to believe that Lemma. is true with the two are replaced by. Consider the two statements separately. Proposition.: Let h (X ) and h (X ) be functions not identically, where X and X are disjoint. Then, (MSOP: h h) (MSOP: h) (MSOP: h) Proof: Please see our paper. Proof: We claim that an SOP formed as the OR of an MSOP of h with a MSOP of h is an MSOP of h h. On the contrary, assume there is an MSOP of h h that has fewer PIs than the MSOPs of h and h combined. Because X and X are disjoint, a a PI p of h h is an

3 Proof : implicant of h or h, but not both. But, p must be a PI, otherwise it is not a PI of h h. The OR of all PIs of h, must form a complete cover of h ; similarly, for the OR of all PIs of h. However, the fact that h h has fewer PIs than the sum of PIs from the MSOPs of h and h implies there Proof : is an SOP of h or h or both with fewer PIs than in the MSOPs for h and h, which is impossible. It must be that the OR of an MSOP of h with an MSOP of h is an MSOP of h h. Q.E.D. Proposition.: Let h (X ) and h (X ) be functions not identically, where X and X are disjoint. Then, (MSOP: hh ) (MSOP: h) (MSOP: h) However, Proposition. is not true. Voight-Wegener [] showed a 5- variable counterexample. We show a -variable counterexample in the Karnaugh Map on the next slide. We know there is no simpler counterexample. 5 6 x x x x Counterexample to Proposition. f x x x x x x x x x x x x x x x T. Sasao and J. T. Butler Consider f = f(x)f(y), where X and Y are disjoint. f Counterexample to Proposition. x xx xxx x x x xx xx xx y y y yyy y y y y y y y yy

4 Expanding f = f(x)f(y) by applying distributivity yields and an SOP with 5 PIs. f x x x x x x x x x xx x x xx y yy yy y yy y yy y y y y In this example, (MSOP: h h ) is only one smaller than (MSOP:h )(MSOP:h ). This suggests an interesting question. Are there functions where (MSOP: h h ) is much less than (MSOP:h )(MSOP:h ) Incompletely specified function x x x _ Orthodox Functions Independent set of minterms - Given f, let M(f) be the set of f s minterms. Then, a subset, MI(f) of M(f) is an independent set of minterms of f iff no PI of f covers more than one minterm in MI(f). Orthodox Functions A maximum independent set of minterms, MIS, of f is an independent set of minterms with the largest number minterms. Orthodox Functions Given f, (f) is the number of elements in the MIS of minterms of f. MISs are used in ESPRESSO to obtain a lower bound on the number of products in an MSOP.

5 Example x x x Two MISs for S {,} (x,x,x ) are. x x x PI s are shown as red circles. {,,} {,,} 5 Orthodox Functions A function f is orthodox if Number of minterms in an MIS of f. (f) = (MSOP:f). Number of products in an MSOP of f. 6 Example The function S x x {,} (x,x,x ) is orthodox. x An MIS of this function has elements (e.g.{,,}), and its MSOP has PIs. Orthodox Functions The significance of orthodox functions is due to: Theorem: Let h (X ) and h (X ) be orthodox, such that X and X are disjoint. Then, (MSOP : hh) (MSOP : h) (MSOP : h) Orthodox Functions Thus, if a function is orthodox and has an AND bi-decomposition, an MSOP for it can be obtained by minimizing the two subfunctions separately and combining them using distribution. Therefore, the complexity of minimization can be reduced. Orthodox Functions Any function in which the MSOP consists of essential PIs only is orthodox. That is, essential PIs cover minterms covered by no other PI, which form an MIS. Its cardinality is the number of PIs in the MSOP. Thus, the function is orthodox. 5

6 Orthodox Functions Functions that are orthodox.. Unate functions. Parity functions. Symmetric functions. All functions with or fewer variables Orthodox Functions Functions with 5 or more variables Number of Variables 5 6 Percent that are orthodox % 6 % % 66 % 6 % % Experimental Results How are orthodox functions distributed with respect to the number of true minterms We analyzed randomly chosen functions on n variables, for 5 n. The results are as follows. Experimental Results Percentage That Are Orthodox n= n = n = n = n = n = n = n =5 n = n = Percentage of Minterms That Are True Experimental Results To what extent are benchmark functions orthodox We determined which MCNC benchmark functions are orthodox. Interestingly, most are orthodox. See the tables on the next slides. 5 Experimental Results Benchmark Function 5xp sym apex b cps duke ex* Out. *Incompletely specified Ordx. Unate 5 * 6 6

7 Experimental Results Experimental Results Benchmark Function Out. Ordx. Unate Benchmark Function Out. Ordx. Unate inc misex misex misex misexc pdc* rd5 * rd rd apex spla t vg 6 6 *Incompletely specified *Incompletely specified Conclusions For functions of the form f = f f, applying distributivity to the MSOPs of f and f does not always produce an MSOP for f. We introduce a class of functions, called orthodox functions, where this DOES produce an MSOP Conclusions cont d We show that. all unate functions. all parity functions. all symmetric functions. all functions with or fewer variables 5. most MCNC benchmark functions 6. few random functions with many variables are orthodox. References. B. Voight and I. Wegener, ''A remark on minimal polynomials of Boolean functions,' CSL', nd Workshop on Computer Science Logic Proceedings, pp. -,. References. R. K. Brayton, C. T. McMullen, G. D. Hachtel, and A. L. Sangiovanni-Vincentelli, Logic Minimization Algorthims for VLSI Synthesis, Boston, MA, Kluwer Academic Pub.,.. R. S. Michalski and Z. Kulpa, A system of programs for the synthesis of switching circuits using the method of dispoint stars, Proc. of IFIP Congress, pp. 6-65, April.. W. J. Paul, '' Realizing Boolean functions on disjoint set of variables,' Theoretical Computer Science, pp. -6, 6.

8 References. R. L. Rudell and A. Sangiovanni-Vincentelli, ''Multiplevalued minimization for PLA optimization,'' IEEE Trans. Computer-Aided Design, vol. CAD-6, 5, pp. -, September. 5. T. Sasao and M. Matsuura, DECOMPOS: An integrated system for functional decomposition,'' International Workshop on Logic Synthesis, Lake Tahoe, pp. -, June. 6. B. Voight and I. Wegener, ''A remark on minimal polynomials of Boolean functions,' CSL', nd Workshop on Computer Science Logic Proceedings, pp. -,.

On the Minimization of SOPs for Bi-Decomposable Functions

On the Minimization of SOPs for Bi-Decomposable Functions On the Minimization of SOPs for Bi-Decomposable Functions Tsutomu Sasao Jon T. Butler Center for Microelectronic Systems Department of Electrical and Department of Computer Science and Electronics and

More information

On the Minimization of SOPs for Bi-Decomposable Functions

On the Minimization of SOPs for Bi-Decomposable Functions On the Minimization of SOPs for Bi-Decomposable Functions Tsutomu Sasao Jon T. Butler Center for Microelectronic Systems Department of Electrical and Department of Computer Science and Electronics and

More information

A Fast Method to Derive Minimum SOPs for Decomposable Functions

A Fast Method to Derive Minimum SOPs for Decomposable Functions A Fast Method to Derive Minimum SOPs for Decomposable Functions Tsutomu Sasao Center for Microelectronic Systems and Department of Computer Science and Electronics Kyushu Institute of Technology Iizuka,

More information

Sum-of-Generalized Products Expressions Applications and Minimization

Sum-of-Generalized Products Expressions Applications and Minimization Sum-of-Generalized Products Epressions Applications and Minimization Tsutomu Sasao Department of Computer Science and Electronics Kyushu Institute of Technology Iizuka 80-850 Japan Abstract This paper

More information

Large-Scale SOP Minimization Using Decomposition and Functional Properties

Large-Scale SOP Minimization Using Decomposition and Functional Properties 10.2 Large-Scale SOP Minimization Using Decomposition and Functional Properties Alan Mishchenko Department of Electrical Engineering and Computer Sciences University of California, Berkeley Berkeley, CA

More information

LUTMIN: FPGA Logic Synthesis with MUX-Based and Cascade Realizations

LUTMIN: FPGA Logic Synthesis with MUX-Based and Cascade Realizations LUTMIN: FPGA Logic Synthesis with MUX-Based and Cascade Realizations Tsutomu Sasao and Alan Mishchenko Dept. of Computer Science and Electronics, Kyushu Institute of Technology, Iizuka 80-80, Japan Dept.

More information

PLA Minimization for Low Power VLSI Designs

PLA Minimization for Low Power VLSI Designs PLA Minimization for Low Power VLSI Designs Sasan Iman, Massoud Pedram Department of Electrical Engineering - Systems University of Southern California Chi-ying Tsui Department of Electrical and Electronics

More information

Logic Synthesis of EXOR Projected Sum of Products

Logic Synthesis of EXOR Projected Sum of Products Logic Synthesis of EXOR Projected Sum of Products Anna Bernasconi, Valentina Ciriani 2, and Roberto Cordone 2 Department of Computer Science, University of Pisa Italy, annab@di.unipi.it 2 DTI, University

More information

Comparison of the Worst and Best Sum-Of-Products Expressions for Mult iple-valued Functions

Comparison of the Worst and Best Sum-Of-Products Expressions for Mult iple-valued Functions Comparison of the Worst and Best Sum-Of-Products Expressions for Mult iple-valued Functions Tsutomu Sasao Department of Computer Science and Electronics Kyushu Institute of Technology Iizuka 80, Japan

More information

x 1 x 2 x 3 x 4 x 5 x 6 x 7 x 8 x 9 x 10 x 11 x 12 x 13 x 14 x 15 x 16

x 1 x 2 x 3 x 4 x 5 x 6 x 7 x 8 x 9 x 10 x 11 x 12 x 13 x 14 x 15 x 16 DECOMPOS: An Integrated System for Functional Decomposition Tsutomu Sasao and Munehiro Matsuura Department of Computer Science and Electronics Kyushu Institute of Technology Iizuka 820-8502, Japan Abstract

More information

A New Viewpoint on Two-Level Logic Minimization

A New Viewpoint on Two-Level Logic Minimization A New Viewpoint on Two-Level Logic Minimization Olivier Coudert Jean Christophe Madre Henri Fraisse Bull Corporate Research Center Rue Jean Jaurès 78340 Les Clayes-sous-bois, FRANCE Abstract This paper

More information

Olivier Coudert Jean Christophe Madre Henri Fraisse. Bull Corporate Research Center. Rue Jean Jaures Les Clayes-sous-bois, FRANCE

Olivier Coudert Jean Christophe Madre Henri Fraisse. Bull Corporate Research Center. Rue Jean Jaures Les Clayes-sous-bois, FRANCE A New Viewpoint on Two-Level Logic Minimization Olivier Coudert Jean Christophe Madre Henri Fraisse Bull Corporate Research Center Rue Jean Jaures 78340 Les Clayes-sous-bois, FRANCE Abstract This paper

More information

Inadmissible Class of Boolean Functions under Stuck-at Faults

Inadmissible Class of Boolean Functions under Stuck-at Faults Inadmissible Class of Boolean Functions under Stuck-at Faults Debesh K. Das 1, Debabani Chowdhury 1, Bhargab B. Bhattacharya 2, Tsutomu Sasao 3 1 Computer Sc. & Engg. Dept., Jadavpur University, Kolkata

More information

Chapter 4 Optimized Implementation of Logic Functions

Chapter 4 Optimized Implementation of Logic Functions Chapter 4 Optimized Implementation of Logic Functions Logic Minimization Karnaugh Maps Systematic Approach for Logic Minimization Minimization of Incompletely Specified Functions Tabular Method for Minimization

More information

Preprint from Workshop Notes, International Workshop on Logic Synthesis (IWLS 97), Tahoe City, California, May 19-21, 1997

Preprint from Workshop Notes, International Workshop on Logic Synthesis (IWLS 97), Tahoe City, California, May 19-21, 1997 Preprint from Workshop Notes, International Workshop on Logic Synthesis (IWLS 97), Tahoe City, California, May 19-21, 1997 Multi-output Functional Decomposition with Exploitation of Don't Cares Christoph

More information

Fundamental Algorithms for System Modeling, Analysis, and Optimization

Fundamental Algorithms for System Modeling, Analysis, and Optimization Fundamental Algorithms for System Modeling, Analysis, and Optimization Edward A. Lee, Jaijeet Roychowdhury, Sanjit A. Seshia UC Berkeley EECS 244 Fall 2016 Lecturer: Yu-Yun Dai Copyright 2010-date, E.

More information

x 1 x 2 x 7 y 2 y 1 = = = WGT7 SB(7,4) SB(7,2) SB(7,1)

x 1 x 2 x 7 y 2 y 1 = = = WGT7 SB(7,4) SB(7,2) SB(7,1) A New Expansion of Symmetric Functions and Their Application to Non-Disjoint Functional Decompositions for LUT Type FPAs Tsutomu Sasao Department of Computer Science and Electronics Kyushu Institute of

More information

An Application of Autocorrelation Functions to Find Linear Decompositions for Incompletely Specified Index Generation Functions

An Application of Autocorrelation Functions to Find Linear Decompositions for Incompletely Specified Index Generation Functions 03 IEEE 43rd International Symposium on Multiple-Valued Logic An Application of Autocorrelation Functions to Find Linear Decompositions for Incompletely Specified Index Generation Functions Tsutomu Sasao

More information

LP Characteristic Vector of Logic Functions Norio Koda Department of Computer Science and Electronic Engineering Tokuyama College of Technology Tokuya

LP Characteristic Vector of Logic Functions Norio Koda Department of Computer Science and Electronic Engineering Tokuyama College of Technology Tokuya LP Characteristic Vector of Logic Functions Norio Koda Department of Computer Science and Electronic Engineering Tokuyama College of Technology Tokuyama, 745 Japan Tsutomu Sasao Department of Computer

More information

Analysis and Synthesis of Weighted-Sum Functions

Analysis and Synthesis of Weighted-Sum Functions Analysis and Synthesis of Weighted-Sum Functions Tsutomu Sasao Department of Computer Science and Electronics, Kyushu Institute of Technology, Iizuka 820-8502, Japan April 28, 2005 Abstract A weighted-sum

More information

An Algorithm for Bi-Decomposition of Logic Functions

An Algorithm for Bi-Decomposition of Logic Functions An Algorithm for Bi-Decomposition of Logic Functions Alan Mishchenko α Bernd Steinbach β Marek Perkowski α α Portland State University β Freiberg University of Mining and Technology Department of Electrical

More information

Testability of SPP Three-Level Logic Networks

Testability of SPP Three-Level Logic Networks Testability of SPP Three-Level Logic Networks Valentina Ciriani Anna Bernasconi Rolf Drechsler Department of Computer Science University of Pisa 561 Pisa, Italy {ciriani, annab}@di.unipi.it Institute of

More information

On the Number of Products to Represent Interval Functions by SOPs with Four-Valued Variables

On the Number of Products to Represent Interval Functions by SOPs with Four-Valued Variables On the Number of Products to Represent Interval Functions by SOPs with Four-Valued Variables Tsutomu Sasao Department of Computer Science and Electronics, Kyushu Institute of Technology, Iizuka 80-80,

More information

On the Complexity of Error Detection Functions for Redundant Residue Number Systems

On the Complexity of Error Detection Functions for Redundant Residue Number Systems On the Complexity of Error Detection Functions for Redundant Residue Number Systems Tsutomu Sasao 1 and Yukihiro Iguchi 2 1 Dept. of Computer Science and Electronics, Kyushu Institute of Technology, Iizuka

More information

Logic Minimization. Two-Level. University of California. Prof. Srinivas Devadas. Prof. Richard Newton Prof. Sanjit Seshia. Prof.

Logic Minimization. Two-Level. University of California. Prof. Srinivas Devadas. Prof. Richard Newton Prof. Sanjit Seshia. Prof. Two-Level Logic Minimization Prof. Srinivas Devadas MIT Prof. Kurt Keutzer Prof. Richard Newton Prof. Sanjit Seshia University of California Berkeley, CA 1 Topics Motivation Boolean functions & notation

More information

Symmetrical, Dual and Linear Functions and Their Autocorrelation Coefficients

Symmetrical, Dual and Linear Functions and Their Autocorrelation Coefficients Symmetrical, Dual and Linear Functions and Their Autocorrelation Coefficients in the Proceedings of IWLS005 J. E. Rice Department of Math & Computer Science University of Lethbridge Lethbridge, Alberta,

More information

PAPER Head-Tail Expressions for Interval Functions

PAPER Head-Tail Expressions for Interval Functions IEICE TRANS. FUNDAMENTALS, VOL.E97 A, NO.10 OCTOBER 014 043 PAPER Head-Tail Expressions for Interval Functions Infall SYAFALNI a) and Tsutomu SASAO b), Members SUMMARY This paper shows a method to represent

More information

X1=0 X1=1 X1=p-1. f 0 f 1 f p-1

X1=0 X1=1 X1=p-1. f 0 f 1 f p-1 On the Number of Deendent Variables for Incomletely Secied Multile-Valued Functions Tsutomu Sasao Deartment of Comuter Science and Electronics Kyushu Institute of Technology Iizua 8-85, Jaan Abstract This

More information

L4: Karnaugh diagrams, two-, and multi-level minimization. Elena Dubrova KTH / ICT / ES

L4: Karnaugh diagrams, two-, and multi-level minimization. Elena Dubrova KTH / ICT / ES L4: Karnaugh diagrams, two-, and multi-level minimization Elena Dubrova KTH / ICT / ES dubrova@kth.se Combinatorial system a(t) not(a(t)) A combinatorial system has no memory - its output depends therefore

More information

Multi-Level Logic Optimization. Technology Independent. Thanks to R. Rudell, S. Malik, R. Rutenbar. University of California, Berkeley, CA

Multi-Level Logic Optimization. Technology Independent. Thanks to R. Rudell, S. Malik, R. Rutenbar. University of California, Berkeley, CA Technology Independent Multi-Level Logic Optimization Prof. Kurt Keutzer Prof. Sanjit Seshia EECS University of California, Berkeley, CA Thanks to R. Rudell, S. Malik, R. Rutenbar 1 Logic Optimization

More information

Multilevel Logic Synthesis Algebraic Methods

Multilevel Logic Synthesis Algebraic Methods Multilevel Logic Synthesis Algebraic Methods Logic Circuits Design Seminars WS2010/2011, Lecture 6 Ing. Petr Fišer, Ph.D. Department of Digital Design Faculty of Information Technology Czech Technical

More information

14:332:231 DIGITAL LOGIC DESIGN

14:332:231 DIGITAL LOGIC DESIGN :: DIGITAL LOGIC DESIGN Ivan Marsic, Rutgers University Electrical & Computer Engineering Fall Lecture #: Combinational Circuit Synthesis II hat if we have input variables? V = V = of Example with variables

More information

ELC224C. Karnaugh Maps

ELC224C. Karnaugh Maps KARNAUGH MAPS Function Simplification Algebraic Simplification Half Adder Introduction to K-maps How to use K-maps Converting to Minterms Form Prime Implicants and Essential Prime Implicants Example on

More information

Multi-Terminal Multi-Valued Decision Diagrams for Characteristic Function Representing Cluster Decomposition

Multi-Terminal Multi-Valued Decision Diagrams for Characteristic Function Representing Cluster Decomposition 22 IEEE 42nd International Symposium on Multiple-Valued Logic Multi-Terminal Multi-Valued Decision Diagrams for Characteristic Function Representing Cluster Decomposition Hiroki Nakahara, Tsutomu Sasao,

More information

Two-Level Logic Synthesis for Probabilistic Computation

Two-Level Logic Synthesis for Probabilistic Computation Two-Level Logic Synthesis for Probabilistic Computation Weikang Qian Marc D. Riedel Department of Electrical Computer Engineering, University of Minnesota, Twin Cities {qianx030, mriedel}@umn.edu ABSTRACT

More information

14:332:231 DIGITAL LOGIC DESIGN. Combinational Circuit Synthesis

14:332:231 DIGITAL LOGIC DESIGN. Combinational Circuit Synthesis :: DIGITAL LOGIC DESIGN Ivan Marsic, Rutgers University Electrical & Computer Engineering all Lecture #: Combinational Circuit Synthesis I Combinational Circuit Synthesis Recall: Combinational circuit

More information

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev E&CE 223 Digital Circuits & Systems Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev 4 of 92 Section 2: Boolean Algebra & Logic Gates Major topics Boolean algebra NAND & NOR gates Boolean

More information

A New Design Method for Unidirectional Circuits

A New Design Method for Unidirectional Circuits A New Design Method for Unidirectional Circuits Saposhnikov V. V., 1) Morosov A., 2) Saposhnikov Vl. V., 1) Gössel M 2) 1) University for Railway-Engineering, Moskovski prospekt 9, SU 190031, Sankt-Petersburg,

More information

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata Simplification of Boolean Functions Dept. of CSE, IEM, Kolkata 1 Simplification of Boolean Functions: An implementation of a Boolean Function requires the use of logic gates. A smaller number of gates,

More information

A Fast Head-Tail Expression Generator for TCAM Application to Packet Classification

A Fast Head-Tail Expression Generator for TCAM Application to Packet Classification 202 IEEE Computer Society Annual Symposium on VLSI A Fast Head-Tail Expression Generator for TCAM Application to Packet Classification Infall Syafalni and Tsutomu Sasao Department of Computer Science and

More information

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates Digital Circuits & Systems Lecture Transparencies (Boolean lgebra & Logic Gates) M. Sachdev 4 of 92 Section 2: Boolean lgebra & Logic Gates Major topics Boolean algebra NND & NOR gates Boolean algebra

More information

Simplifying Logic Circuits with Karnaugh Maps

Simplifying Logic Circuits with Karnaugh Maps Simplifying Logic Circuits with Karnaugh Maps The circuit at the top right is the logic equivalent of the Boolean expression: f = abc + abc + abc Now, as we have seen, this expression can be simplified

More information

Digital Circuit And Logic Design I. Lecture 4

Digital Circuit And Logic Design I. Lecture 4 Digital Circuit And Logic Design I Lecture 4 Outline Combinational Logic Design Principles (2) 1. Combinational-circuit minimization 2. Karnaugh maps 3. Quine-McCluskey procedure Panupong Sornkhom, 2005/2

More information

This form sometimes used in logic circuit, example:

This form sometimes used in logic circuit, example: Objectives: 1. Deriving of logical expression form truth tables. 2. Logical expression simplification methods: a. Algebraic manipulation. b. Karnaugh map (k-map). 1. Deriving of logical expression from

More information

PAPER Design Methods of Radix Converters Using Arithmetic Decompositions

PAPER Design Methods of Radix Converters Using Arithmetic Decompositions IEICE TRANS. INF. & SYST., VOL.E90 D, NO.6 JUNE 2007 905 PAPER Design Methods of Radix Converters Using Arithmetic Decompositions Yukihiro IGUCHI a), Tsutomu SASAO b), and Munehiro MATSUURA c), Members

More information

CHAPTER III BOOLEAN ALGEBRA

CHAPTER III BOOLEAN ALGEBRA CHAPTER III- CHAPTER III CHAPTER III R.M. Dansereau; v.. CHAPTER III-2 BOOLEAN VALUES INTRODUCTION BOOLEAN VALUES Boolean algebra is a form of algebra that deals with single digit binary values and variables.

More information

WEEK 3.1 MORE ON KARNAUGH MAPS

WEEK 3.1 MORE ON KARNAUGH MAPS WEEK 3. MORE ON KARNAUGH MAPS Don t Cares Sometimes, we might have inputs and it doesn t matter what the output is; i.e., we don t care what the output is. These situations are called don t cares. Rather

More information

2009 Spring CS211 Digital Systems & Lab CHAPTER 2: INTRODUCTION TO LOGIC CIRCUITS

2009 Spring CS211 Digital Systems & Lab CHAPTER 2: INTRODUCTION TO LOGIC CIRCUITS CHAPTER 2: INTRODUCTION TO LOGIC CIRCUITS What will we learn? 2 Logic functions and circuits Boolean Algebra Logic gates and Synthesis CAD tools and VHDL Read Section 2.9 and 2.0 Terminology 3 Digital

More information

Doing Two-Level Logic Minimization 100 Times Faster. Olivier Coudert. Synopsys, Inc. 700 East Middlefield Road, Moutain View, CA

Doing Two-Level Logic Minimization 100 Times Faster. Olivier Coudert. Synopsys, Inc. 700 East Middlefield Road, Moutain View, CA Doing Two-Level Logic Minimization 1 Times Faster Olivier Coudert Synopsys, Inc. 7 East Middlefield Road, Moutain View, CA 9443-433 Abstract Two-level logic minimization consists in finding a minimal cost

More information

Combinatorial Logic Design Principles

Combinatorial Logic Design Principles Combinatorial Logic Design Principles ECGR2181 Chapter 4 Notes Logic System Design I 4-1 Boolean algebra a.k.a. switching algebra deals with boolean values -- 0, 1 Positive-logic convention analog voltages

More information

The Karnaugh Map COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

The Karnaugh Map COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals The Karnaugh Map COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Boolean Function Minimization The Karnaugh Map (K-Map) Two, Three,

More information

Boolean Matching Using Generalized Reed-Muller Forms

Boolean Matching Using Generalized Reed-Muller Forms oolean Matching Using Generalized Reed-Muller Forms Chien-Chung Tsai Malgorzata Marek-Sadowska Department of Electrical and Computer Engineering University of California Santa arbara, CA 93106 USA Abstract

More information

CHAPTER III BOOLEAN ALGEBRA

CHAPTER III BOOLEAN ALGEBRA CHAPTER III- CHAPTER III CHAPTER III R.M. Dansereau; v.. CHAPTER III-2 BOOLEAN VALUES INTRODUCTION BOOLEAN VALUES Boolean algebra is a form of algebra that deals with single digit binary values and variables.

More information

Chapter 2: Switching Algebra and Logic Circuits

Chapter 2: Switching Algebra and Logic Circuits Chapter 2: Switching Algebra and Logic Circuits Formal Foundation of Digital Design In 1854 George Boole published An investigation into the Laws of Thoughts Algebraic system with two values 0 and 1 Used

More information

On the number of segments needed in a piecewise linear approximation

On the number of segments needed in a piecewise linear approximation On the number of segments needed in a piecewise linear approximation Christopher L. Frenzen a, Tsutomu Sasao b and Jon T. Butler c. a Department of Applied Mathematics, Naval Postgraduate School, Monterey,

More information

MC9211 Computer Organization

MC9211 Computer Organization MC92 Computer Organization Unit : Digital Fundamentals Lesson2 : Boolean Algebra and Simplification (KSB) (MCA) (29-2/ODD) (29 - / A&B) Coverage Lesson2 Introduces the basic postulates of Boolean Algebra

More information

CS/EE 181a 2010/11 Lecture 4

CS/EE 181a 2010/11 Lecture 4 CS/EE 181a 21/11 Lecture 4 General topic of today s lecture: Logic Optimization Karnaugh maps. Quine-McCluskey tabulation method (not in detail). Non series-parallel networks (some care is required). Reference

More information

doi: /TCAD

doi: /TCAD doi: 10.1109/TCAD.2006.870407 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 5, MAY 2006 789 Short Papers Analysis and Synthesis of Weighted-Sum Functions Tsutomu

More information

UNIT 5 KARNAUGH MAPS Spring 2011

UNIT 5 KARNAUGH MAPS Spring 2011 UNIT 5 KRNUGH MPS Spring 2 Karnaugh Maps 2 Contents Minimum forms of switching functions Two- and three-variable Four-variable Determination of minimum expressions using essential prime implicants Five-variable

More information

Decomposition of Multi-Output Boolean Functions - PRELIMINARY VERSION

Decomposition of Multi-Output Boolean Functions - PRELIMINARY VERSION Decomposition of Multi-Output Boolean Functions - PRELIMINARY VERSION Dimitrios Voudouris, Marios Kalathas and George Papakonstantinou National Technical University of Athens (funded by the project Protagoras/NTUA)

More information

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University Original Source: Aby K George, ECE Department, Wayne State University Contents The Map method Two variable

More information

Logic Synthesis. Basic Definitions. k-cubes

Logic Synthesis. Basic Definitions. k-cubes Logic Synthesis Minimization of Boolean logic Technology-independent mapping Objective: minimize # of implicants, # of literals, etc. Not directly related to precise technology (# transistors), but correlated

More information

CS/EE 181a 2008/09 Lecture 4

CS/EE 181a 2008/09 Lecture 4 CS/EE 181a 28/9 Lecture 4 General topic of today s lecture: Logic Optimization Karnaugh maps. Quine-McCluskey tabulation method (not in detail). Non series-parallel networks (some care is required). Reference

More information

A New Implicit Graph Based Prime and Essential Prime Computation Technique

A New Implicit Graph Based Prime and Essential Prime Computation Technique A New Implicit Graph Based Prime and Essential Prime Computation Technique O. Coudert and J.C. Madre Bull Corporate Research Center Rue Jean Jaurès 7834 Les Clayes-sous-bois FRANCE Abstract Implicit set

More information

Complete Bi-Decomposition of Multiple-Valued Functions Using MIN and MAX Gates

Complete Bi-Decomposition of Multiple-Valued Functions Using MIN and MAX Gates Complete i-decomposition of Multiple-Valued Functions Using MIN and MX Gates ernd Steinbach TU ergakademie Freiberg steinb@informatik.tu-freiberg.de Christian Lang IMMS ggmbh Erfurt christian.lang@imms.de

More information

Karnaugh Maps Objectives

Karnaugh Maps Objectives Karnaugh Maps Objectives For Karnaugh Maps of up to 5 variables Plot a function from algebraic, minterm or maxterm form Obtain minimum Sum of Products and Product of Sums Understand the relationship between

More information

Chap 2. Combinational Logic Circuits

Chap 2. Combinational Logic Circuits Overview 2 Chap 2. Combinational Logic Circuits Spring 24 Part Gate Circuits and Boolean Equations Binary Logic and Gates Boolean Algebra Standard Forms Part 2 Circuit Optimization Two-Level Optimization

More information

ECE 3060 VLSI and Advanced Digital Design

ECE 3060 VLSI and Advanced Digital Design ECE 3060 VLSI and Advanced Digital Design Lecture 12 Computer-Aided Heuristic Two-level Logic Minimization Computer-Aided Heuristic Twolevel Logic Minimization Heuristic logic minimization Principles Operators

More information

Digital Logic Design. Combinational Logic

Digital Logic Design. Combinational Logic Digital Logic Design Combinational Logic Minterms A product term is a term where literals are ANDed. Example: x y, xz, xyz, A minterm is a product term in which all variables appear exactly once, in normal

More information

A New Method to Express Functional Permissibilities for LUT based FPGAs and Its Applications

A New Method to Express Functional Permissibilities for LUT based FPGAs and Its Applications A New Method to Express Functional Permissibilities for LUT based FPGAs and Its Applications Shigeru Yamashita, Hiroshi Sawada and Akira Nagoya NTT Communication Science Laboratories 2-2 Hikaridai, Seika-cho,

More information

Logic Design. Chapter 2: Introduction to Logic Circuits

Logic Design. Chapter 2: Introduction to Logic Circuits Logic Design Chapter 2: Introduction to Logic Circuits Introduction Logic circuits perform operation on digital signal Digital signal: signal values are restricted to a few discrete values Binary logic

More information

Lecture 5. Karnaugh-Map

Lecture 5. Karnaugh-Map Lecture 5 - Lecture 5 Karnaugh-Map Lecture 5-2 Karnaugh-Map Set Logic Venn Diagram K-map Lecture 5-3 K-Map for 2 Variables Lecture 5-4 K-Map for 3 Variables C C C Lecture 5-5 Logic Expression, Truth Table,

More information

Detecting Support-Reducing Bound Sets using Two-Cofactor Symmetries 1

Detecting Support-Reducing Bound Sets using Two-Cofactor Symmetries 1 3A-3 Detecting Support-Reducing Bound Sets using Two-Cofactor Symmetries 1 Jin S. Zhang Department of ECE Portland State University Portland, OR 97201 jinsong@ece.pdx.edu Malgorzata Chrzanowska-Jeske Department

More information

PAPER Minimization of Reversible Wave Cascades

PAPER Minimization of Reversible Wave Cascades IEICE TRANS. FUNDAMENTALS, VOL.E88 A, NO.4 APRIL 2005 1015 PAPER Minimization of Reversible Wave Cascades Dimitrios VOUDOURIS a), Stergios STERGIOU b), and George PAPAKONSTANTINOU c), Nonmembers SUMMARY

More information

An Implementation of an Address Generator Using Hash Memories

An Implementation of an Address Generator Using Hash Memories An Implementation of an Address Generator Using Memories Tsutomu Sasao and Munehiro Matsuura Department of Computer Science and Electronics, Kyushu Institute of Technology, Iizuka 820-8502, Japan Abstract

More information

Combinational Logic Fundamentals

Combinational Logic Fundamentals Topic 3: Combinational Logic Fundamentals In this note we will study combinational logic, which is the part of digital logic that uses Boolean algebra. All the concepts presented in combinational logic

More information

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps EE210: Switching Systems Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps Prof. YingLi Tian Feb. 21/26, 2019 Department of Electrical Engineering The City College of New York

More information

UNIT 4 MINTERM AND MAXTERM EXPANSIONS

UNIT 4 MINTERM AND MAXTERM EXPANSIONS UNIT 4 MINTERM AND MAXTERM EXPANSIONS Spring 2 Minterm and Maxterm Expansions 2 Contents Conversion of English sentences to Boolean equations Combinational logic design using a truth table Minterm and

More information

Unit 2 Session - 6 Combinational Logic Circuits

Unit 2 Session - 6 Combinational Logic Circuits Objectives Unit 2 Session - 6 Combinational Logic Circuits Draw 3- variable and 4- variable Karnaugh maps and use them to simplify Boolean expressions Understand don t Care Conditions Use the Product-of-Sums

More information

Lecture 7: Karnaugh Map, Don t Cares

Lecture 7: Karnaugh Map, Don t Cares EE210: Switching Systems Lecture 7: Karnaugh Map, Don t Cares Prof. YingLi Tian Feb. 28, 2019 Department of Electrical Engineering The City College of New York The City University of New York (CUNY) 1

More information

Class Website:

Class Website: ECE 20B, Winter 2003 Introduction to Electrical Engineering, II LECTURE NOTES #5 Instructor: Andrew B. Kahng (lecture) Email: abk@ece.ucsd.edu Telephone: 858-822-4884 office, 858-353-0550 cell Office:

More information

Derivative Operations for Lattices of Boolean Functions

Derivative Operations for Lattices of Boolean Functions Derivative Operations for Lattices of Boolean Functions Bernd Steinbach Institute of Computer Science Freiberg University of Mining and Technology Freiberg, Germany Email: steinb@informatik.tu-freiberg.de

More information

REMARKS ON THE NUMBER OF LOGIC NETWORKS WITH SAME COMPLEXITY DERIVED FROM SPECTRAL TRANSFORM DECISION DIAGRAMS

REMARKS ON THE NUMBER OF LOGIC NETWORKS WITH SAME COMPLEXITY DERIVED FROM SPECTRAL TRANSFORM DECISION DIAGRAMS REMARKS ON THE NUMBER OF LOGIC NETORKS ITH SAME COMPLEXITY DERIVED FROM SPECTRAL TRANSFORM DECISION DIAGRAMS Radomir S. Stanković Mark G. Karpovsky 1 Dept. of Computer Science, Faculty of Electronics,

More information

On the Use of Transeunt Triangles to Synthesize Fixed-Polarity Reed-Muller Expansions of Functions

On the Use of Transeunt Triangles to Synthesize Fixed-Polarity Reed-Muller Expansions of Functions On the Use of Transeunt Triangles to Synthesize Fixed-Polarity Reed-Muller Expansions of Functions Jon T. Butler Dept. of Electr. and Comp. Eng. Naval Postgraduate School Monterey, CA 93943-5121 U.S.A.

More information

CHAPTER 5 KARNAUGH MAPS

CHAPTER 5 KARNAUGH MAPS CHAPTER 5 1/36 KARNAUGH MAPS This chapter in the book includes: Objectives Study Guide 5.1 Minimum Forms of Switching Functions 5.2 Two- and Three-Variable Karnaugh Maps 5.3 Four-Variable Karnaugh Maps

More information

Logic Synthesis and Verification

Logic Synthesis and Verification Logic Synthesis and Verification Jie-Hong Roland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Fall 24 Two-Level Logic Minimization (/2) Reading: Logic Synthesis in a Nutshell

More information

On LUT Cascade Realizations of FIR Filters

On LUT Cascade Realizations of FIR Filters On LUT Cascade Realizations of FIR Filters Tsutomu Sasao 1 Yukihiro Iguchi 2 Takahiro Suzuki 2 1 Kyushu Institute of Technology, Dept. of Comput. Science & Electronics, Iizuka 820-8502, Japan 2 Meiji University,

More information

The complexity of SPP formula minimization

The complexity of SPP formula minimization The complexity of SPP formula minimization David Buchfuhrer Computer Science Department California Institute of Technology Pasadena, CA 91125 dave@cs.caltech.edu Abstract Circuit minimization is a useful

More information

Section 4.1 Switching Algebra Symmetric Functions

Section 4.1 Switching Algebra Symmetric Functions Section 4.1 Switching Algebra Symmetric Functions Alfredo Benso Politecnico di Torino, Italy Alfredo.benso@polito.it Symmetric Functions A function in which each input variable plays the same role in determining

More information

Midterm1 Review. Jan 24 Armita

Midterm1 Review. Jan 24 Armita Midterm1 Review Jan 24 Armita Outline Boolean Algebra Axioms closure, Identity elements, complements, commutativity, distributivity theorems Associativity, Duality, De Morgan, Consensus theorem Shannon

More information

L9: Galois Fields. Reading material

L9: Galois Fields. Reading material L9: Galois Fields Reading material Muzio & Wesselkamper Multiple-valued switching theory, p. 3-5, - 4 Sasao, Switching theory for logic synthesis, pp. 43-44 p. 2 - Advanced Logic Design L9 - Elena Dubrova

More information

An Efficient Heuristic Algorithm for Linear Decomposition of Index Generation Functions

An Efficient Heuristic Algorithm for Linear Decomposition of Index Generation Functions An Efficient Heuristic Algorithm for Linear Decomposition of Index Generation Functions Shinobu Nagayama Tsutomu Sasao Jon T. Butler Dept. of Computer and Network Eng., Hiroshima City University, Hiroshima,

More information

Variable Reordering for Reversible Wave Cascades - PRELIMINARY VERSION

Variable Reordering for Reversible Wave Cascades - PRELIMINARY VERSION Variable Reordering for Reversible Wave Cascades - PRELIMINARY VERSION Dimitrios Voudouris, Marinos Sampson and George Papakonstantinou National Technical University of Athens, Greece. Abstract In this

More information

Generalized Haar Spectral Representations and Their Applications

Generalized Haar Spectral Representations and Their Applications Generalized Haar Spectral Representations and Their Applications Bogdan J. Falkowski Nanyang Technological University, School of Electrical and Electronic Engineering, Blk S, Nanyang Avenue, Singapore

More information

Week-I. Combinational Logic & Circuits

Week-I. Combinational Logic & Circuits Week-I Combinational Logic & Circuits Overview Binary logic operations and gates Switching algebra Algebraic Minimization Standard forms Karnaugh Map Minimization Other logic operators IC families and

More information

Digital Circuit And Logic Design I. Lecture 3

Digital Circuit And Logic Design I. Lecture 3 Digital Circuit And Logic Design I Lecture 3 Outline Combinational Logic Design Principles (). Introduction 2. Switching algebra 3. Combinational-circuit analysis 4. Combinational-circuit synthesis Panupong

More information

Quality of Minimal Sets of Prime Implicants of Boolean Functions

Quality of Minimal Sets of Prime Implicants of Boolean Functions INTL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2017, VOL. 63, NO. 2, PP. 165-169 Manuscript received October 9, 2016; revised April, 2017. DOI: 10.1515/eletel-2017-0022 Quality of Minimal Sets of

More information

IN the areas of machine learning, artificial intelligence, as

IN the areas of machine learning, artificial intelligence, as INTL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 22, VOL. 58, NO., PP. 7 76 Manuscript received December 3, 2; revised March 22. DOI:.2478/v77-2--x Features Reduction Using Logic Minimization Techniques

More information

Textbook: Digital Design, 3 rd. Edition M. Morris Mano

Textbook: Digital Design, 3 rd. Edition M. Morris Mano : 25/5/ P-/70 Tetbook: Digital Design, 3 rd. Edition M. Morris Mano Prentice-Hall, Inc. : INSTRUCTOR : CHING-LUNG SU E-mail: kevinsu@yuntech.edu.tw Chapter 3 25/5/ P-2/70 Chapter 3 Gate-Level Minimization

More information

COM111 Introduction to Computer Engineering (Fall ) NOTES 6 -- page 1 of 12

COM111 Introduction to Computer Engineering (Fall ) NOTES 6 -- page 1 of 12 COM111 Introduction to Computer Engineering (Fall 2006-2007) NOTES 6 -- page 1 of 12 Karnaugh Maps In this lecture, we will discuss Karnaugh maps (K-maps) more formally than last time and discuss a more

More information