VHA6 Series 3.3V VCXO CMOS Oscillator Sep 2017

Size: px

Start display at page:

Download "VHA6 Series 3.3V VCXO CMOS Oscillator Sep 2017"

Elmer Dean
5 years ago
Views:

VCXO CMOS Oscillatr Sep 207 Pletrnics VHA6 Series is a vltage cntrlled crystal scillatr with a CMOS utput. This mdel uses fundamental mde crystals with n multiplicatin circuits.

certifies this device is in accrdance with the RHS 6/6 (20/65/EC) and WEEE (2002/96/EC) directives. Pletrnics Inc.

1 VCXO CMOS Oscillatr Sep 207 Pletrnics VHA6 Series is a vltage cntrlled crystal scillatr with a CMOS utput. This mdel uses fundamental mde crystals with n multiplicatin circuits. Tape and Reel r tube packaging is available..7 t 08 MHz 5x7 mm Ceramic L Package Vltage Cntrl Functin n pad Enable/ Disable Functin n pad 2 Pletrnics Inc. certifies this device is in accrdance with the RHS 6/6 (20/65/EC) and WEEE (2002/96/EC) directives. Pletrnics Inc. guarantees the device des nt cntain the fllwing: Cadmium, Hexavalent Chrmium, Lead, Mercury, PBB s, PBDE s Weight f the Device: 0.2 grams Misture Sensitivity Level: As defined in J-STD-020C Secnd Level Intercnnect cde: e4 Abslute imum Ratings: Parameter Unit V Supply Vltage -0.5V t +5.5V Vi Input Vltage -0.5V t V + 0.5V V Output Vltage -0.5V t V + 0.5V Thermal Characteristics The maximum die r junctin temperature is 55 C The thermal resistance junctin t bard is 60 t 00 C/Watt depending n the slder pads, grund plane and cnstructin f the PCB. Prduct infrmatin is current as f publicatin date. The prduct cnfrms t specificatins per the terms f the Pletrnics standard warranty. Prductin prcessing des nt necessarily include testing f all parameters. Cpyright 207, Pletrnics Inc.

2 Part Number: VHA E G M -XX Part Marking: PLE VHA6 FF.FFFM YMDXX r VHYWWXX FF.FFFM PXXXXX VHA6 Series 3.3V VCXO CMOS Oscillatr Sep 207 Packaging cde r blank T250 = 250 per Tape and Reel T500 = 500 per Tape and Reel TK = 000 per Tape and Reel Nminal Frequency in MHz Pullability in ppm (Vcntrl) (value in ppm) 050 = +_ 50 ppm minimum 00 = +_ 00 ppm minimum (typical values shwn) Stability in ppm (Stability in ppm * 0) 000 = APR 500 = +_ 50 ppm 250 = +_ 25 ppm (typical values shwn) Highest Specified Operating Temperature A = +40 C F = +65 C L = +90 C B = +45 C G = +70 C M = +95 C C = +50 C H = +75 C N = +00 C D = +55 C J = +80 C P = +05 C E = +60 C K = +85 C Lwest Specified Operating Temperature A = +0 C E = -0 C J = -30 C B = +5 C F = -5 C K = -35 C C = +0 C G = -20 C L = -40 C D = -5 C H = -25 C M = -45 C Series (Part Type, Lgic & Package) Legend: P r PLE = Pletrnics FF.FFFM = Frequency in MHz YWW r YMD = Date f Manufacture (year and week, r year, mnth and day) All ther marking is internal factry cdes Specificatins such as frequency stability, supply vltage and perating temperature range, etc. are nt identified frm the marking. External packaging labels and packing list will crrectly identify the rdered Pletrnics part number. Cdes fr Date Cde YMD Cde Year Cde A B C D E F G H J K L M Mnth JAN FEB MAR APR MAY JUN JUL AUG SEP OCT NOV DEC Cde A B C Day Cde D E F G H J K L M N P R Day Cde T U V W X Y Z Day

3 VCXO CMOS Oscillatr Sep 207 Electrical Specificatin fr 3.30V +_0% ver the specified temperature range Item Min Typ Unit Cnditin Frequency Range.7-08 MHz Frequency Accuracy - - +_25 ppm Nt specified if APR is specified Pullability MHz +_90 - +_25 ppm Fr Vcntrl.65 V +_.65 V. Nt specified if APR is specified.7-25 MHz +_0 - +_40 ppm Defined by the part number Pullability MHz +_ ppm Abslute Pull Range, includes the effect f temperature stability APR.7-25 MHz +_ ppm Defined by the part number Output Wavefrm CMOS Output High Level % f V fr I OH = +7 ma % f V fr I = +4 ma Output Lw Level % f V fr I = -7 ma % f V fr I = -4 ma Output T RISE and T FALL ns 0% t 90% f V, C LOAD = 5 pf Output Symmetry % at 50% pint f V (See lad circuit) Vcntrl Resistance Pin Khm Mdulatin Bandwidth KHz Vcntrl =.65V +_.65V, -3dB OH OL OL E/D Internal Pull-up Khm t V V disable % f V applied t pin V enable % f V applied t pin Output leakage V = V ua Pin lw, device disabled OUT V OUT = 0V ua Enable time ns Time fr utput t reach a lgic state Disable time ns Time fr utput t reach a high Z state Start up time ms Time fr utput t reach specified frequency Supply Current ma C LOAD = 5 pf Operating Temperature C Defined by part number Strage Temperature Range C Specificatins with Pad 2 E/D pen circuit Fr all supply vltages, lad changes, aging fr year, shck, vibratin and temperatures. Typical phase nise plt fr 5 scillatrs at different utput frequencies

4 VCXO CMOS Oscillatr Sep 207 Lad Circuit and Test Wavefrm

Mdel Minimum Vltage Cnditins Human Bdy Mdel 500 MIL-STD-883 Methd 35 Charged Device Mdel 000 JESD 22-C0 Package Labeling Label is " x 2.

5 VCXO CMOS Oscillatr Sep 207 Reliability: Envirnmental Cmpliance Parameter Cnditin Mechanical Shck MIL-STD-883 Methd 2002, Cnditin B Vibratin MIL-STD-883 Methd 2007, Cnditin A Slderability MIL-STD-883 Methd 2003 Thermal Shck MIL-STD-883 Methd 0, Cnditin A ESD Rating Mdel Minimum Vltage Cnditins Human Bdy Mdel 500 MIL-STD-883 Methd 35 Charged Device Mdel 000 JESD 22-C0 Package Labeling Label is " x 2.6" (25.4mm x 66.7mm) Label is " x 2.6" (25.4mm x 66.7mm) Fnt is Curier New Fnt is Arial Bar cde is 39-Full ASCII

6 VCXO CMOS Oscillatr Sep 207 Mechanical: Inches mm A _ _0.5 Cntacts: Gld.8 µinches 0.3 µm minimum ver Nickel 50 t 350 µinches.27 t 8.89 µm Typical dimensins Nt t Scale B _ _0.5 C _ _0.30 D E F G H I J 0.004R 0.0R K 0.008R 0.20R Pad Functin Nte Vcntrl Input 2 Output Enable/ Disable When this pad is nt cnnected, the scillatr shall perate When this pad is lgic lw, the utput will be inhibited (high impedance state) Recmmend cnnecting this pad t V if the scillatr is t be always n cc 3 Grund (GND) 4 Output 5 N.C. N Internal cnnectin, pad may be cnnected t grund r V 6 Supply Vltage (V ) Recmmend cnnecting apprpriate pwer supply bypass capacitrs as clse as pssible. Layut and applicatin infrmatin Fr Optimum Jitter Perfrmance, Pletrnics recmmends: a grund plane under the device n large transient signals (bth current and vltage) shuld be ruted under the device d nt layut near a large magnetic field such as a high frequency switching pwer supply d nt place near piezelectric buzzers r mechanical fans

7 Reflw Cycle (typical fr lead free prcessing) VHA6 Series 3.3V VCXO CMOS Oscillatr Sep 207 The part may be reflwed 2 times withut degradatin. Tape and Reel: available fr quantities f 250 t 000 per reel Cnstant Dimensins Table Tape Size D0 D Min E P0 P2 S Min T T 8mm.0 2mm _0.05 6mm _0. +_ _0. 24mm Variable Dimensins Table 2 Tape Size B E2 Min F P T2 W A, B & K 6 mm _ _ Nte Nte : Embssed cavity t cnfrm t EIA-48-B Dimensins in mm Nt t scale REEL DIMENSIONS A inches mm B inches mm Tape Width C mm / -0.2 D mm Reel dimensins may vary frm the abve

8 VCXO CMOS Oscillatr Sep 207 IMPORTANT NOTICE Pletrnics Incrprated (PLE) reserves the right t make crrectins, imprvements, mdificatins and ther changes t this prduct at anytime. PLE reserves the right t discntinue any prduct r service withut ntice. Custmers are respnsible fr btaining the latest relevant infrmatin befre placing rders and shuld verify that such infrmatin is current and cmplete. All prducts are sld subject t PLE s terms and cnditins f sale supplied at the time f rder acknwledgment. PLE warrants perfrmance f this prduct t the specificatins applicable at the time f sale in accrdance with PLE s limited warranty. Testing and ther quality cntrl techniques are used t the extent PLE deems necessary t supprt this warranty. Except where mandated by specific cntractual dcuments, testing f all parameters f each prduct is nt necessarily perfrmed. PLE assumes n liability fr applicatin assistance r custmer prduct design. Custmers are respnsible fr their prducts and applicatins using PLE cmpnents. T minimize the risks assciated with the custmer prducts and applicatins, custmers shuld prvide adequate design and perating safeguards. PLE prducts are nt designed, intended, authrized r warranted t be suitable fr use in life supprt applicatins, weapns, weapn systems r space applicatins, devices r systems r ther critical applicatins that may invlve ptential risks f death, persnal injury r severe prperty r envirnmental damage. Inclusin f PLE prducts in such applicatins is understd t be fully at the risk f the custmer. Use f PLE prducts in such applicatins requires the written apprval f an apprpriate PLE fficer. Questins cncerning ptential risk applicatins shuld be directed t PLE. PLE des nt warrant r represent that any license, either express r implied, is granted under any PLE patent right, cpyright, artwrk r ther intellectual prperty right relating t any cmbinatin, machine r prcess which PLE prduct r services are used. Infrmatin published by PLE regarding third-party prducts r services des nt cnstitute a license frm PLE t use such prducts r services r a warranty r endrsement theref. Use f such infrmatin may require a license frm a third party under the patents r ther intellectual prperty f the third party, r a license frm PLE under the patents r ther intellectual prperty f PLE. Reprductin f infrmatin in PLE data sheets r web site is permissible nly if the reprductin is withut alteratin and is accmpanied by assciated warranties, cnditins, limitatins and ntices. Reprductin f this infrmatin with alteratin is an unfair and deceptive business practice. PLE is nt respnsible r liable fr such altered dcuments. Resale f PLE prducts r services with statements different frm r beynd the parameters stated by PLE fr that prduct r service vids all express and implied warranties fr the assciated PLE prduct r service and is an unfair r deceptive business practice. PLE is nt respnsible fr any such statements. Cntacting Pletrnics Inc. Pletrnics Inc. Tel: th Ave. West Fax: Lynnwd, WA USA ple-sales@pletrnics.cm URL: Cpyright 207 Pletrnics Inc

PE77D Series 3.3 V PECL Clock Oscillators November 2018

PE77D Series 3.3 V PECL Clock Oscillators November 2018 PECL Clck Oscillatrs Nvember 208 Pletrnics PE77D Series is a quartz crystal cntrlled precisin square wave generatr with a PECL utput. The package is designed fr high density surface munt designs. Lw cst