Spin Circuits: Bridge from Science to Devices

Size: px
Start display at page:

Download "Spin Circuits: Bridge from Science to Devices"

Transcription

1 Spin Circuits: Bridge from Science to Devices Spin Circuits Generation of spin potentials Propagation of spin potentials Building spin circuits What is the potential? Why electrons flow Q & A Forum * Transport theories Where does the potential drop?

2 Source Channel 1 10 ohms 100 ohms E.7.9 Magnetic contacts Fe 26 1s 2 2s 2 2p 6 3s 2 3p 6 3d 6 4s 2 D(E)

3 Source Channel Drain GMR 10 ohms E 100 ohms 100 ohm 10 ohms D(E) Define 2-component with 2x2 G-matrix V, I

4 Charge-spin Charge Spin

5 Channel 4x4 G-matrix

6 Channel G-matrix rotation

7 Channel Angular MR EXPERIMENT Urazhdin et al. PRB 2005 R (n-ohms) R P R AP R (n-ohms) a=2.8 P=0.33 Camsari et al. unpublished

8 Channel It is NOT obvious!! MTJ SV Insulator R (n-ohms) a=2.8 P=0.33 Camsari et al. unpublished

9 Channel Key Point Spin circuit model can give EXACT same result as Boltzmann But it requires the use of 4-component currents and voltages Spin potential 0

10 Channel Moving on. FM FM Spin Circuits Generation of spin potentials Propagation of spin potentials Building spin circuits What is the potential? Why electrons flow Transport theories Where does the potential drop?

11 Channel Spin Diffusion FM FM Charge up Spin Spin flip dn

12 Channel G-matrix for Diffusion FM FM Charge component = 0 c z x y

13 Local Non-local spin valve I V in V Nonlocal I µ up No current µ dn Srinivasan et al. Book Chapter, available on condmat

14 Polarizer & Analyzer V in V Nonlocal I µ up No current µ dn P AP

15 I I FM GSHE TI I s I GSHE Charge Flow 1-2 I 1 2 Spin Flow V s FM ISHE 4

16 EXPERIMENT: Otani et al. PRL (2012) ISHE SPIN CIRCUIT THEORY Camsari et al. (unpublished) V

17 Vector Spinor Increased current Quantum mysteries V I No current Without middle magnet FM FM FM I

18 up dn N 2N Key Point Spin circuit models seem to capture the physics of generation, propagation and detection of spin signals: both collinear & non-collinear 4N components NEGF teats entire device as a giant spin 4N 2 components

19 Moving on. What is the potential? Why electrons flow Transport theories Where does the potential drop? Spin Circuits Generation of spin potentials Propagation of spin potentials Building spin circuits Nanomagnet Dynamics H Dr. Sun, IBM AFTERNOON

20 Experiment: Multiple groups GSHE driven MTJ MTJ I s MTJ From Ralph et al. Science 2012 I s I

21 I MTJ Spin Switch Input & Output electrically isolated Gain & Directivity Can be used to build circuits CMOS Inverter MTJ Information propagated magnetically APL 101, (2012) Zhihong Chen Joerg Appenzeller

22 Spin Switch: Circuit model V MTJ I out Dipolar Couplin g I in

23 Energy-Delay Product V I out Dipolar Couplin g I in

24 Spin-orbit coupling Behin-Aein et al. APL 2011 I I I Spin-orbit coupling TI?? VCMA??

25 From Science to Devices & Circuits Spin Switch V Memory Boolean Logic FM Insulator Neuromorphic: Diep et al. Quantum Logic: Sutton et al. I in I out Dipolar Couplin g T I VCMA

26 Thank you!! Spin Switch Spin transport physics circuits with 4-component voltages & currents V Spin circuits multi-physics framework for integrating new phenomena New physics being discovered regularly, but the ultimate device is yet to be invented I out Dipolar Couplin g I in Q & A Forum: Under construction *

27 Kerem Camsari Vinh Diep Rafatul Faria Samiran Ganguly Seokmin Hong Shehrin Sayed Kuntal Roy Brian Sutton Spin circuit based modular approach Devices and circuits with spin switches Spin circuits with SPICE GSHE and TI VCMA Quantum Computing Acknowledgements Spin Switch Joerg Appenzeller Zhihong Chen Suprem Das Chia Ching Lin Ashish Penumatcha Q & A Forum: Under construction *

Spin Switch: Model built using Verilog-A Spintronics Library

Spin Switch: Model built using Verilog-A Spintronics Library Spin Switch: Model built using Verilog-A Spintronics Library Samiran Ganguly, Kerem Y. Camsari, Supriyo Datta Purdue University August, 2014 Abstract We present a circuit/compact model for the Spin Switch

More information

Spin Funneling for Enhanced Spin Injection into Ferromagnets: Supplementary Information

Spin Funneling for Enhanced Spin Injection into Ferromagnets: Supplementary Information Spin Funneling for Enhanced Spin Injection into Ferromagnets: Supplementary Information Shehrin Sayed, Vinh Q. Diep, Kerem Yunus Camsari, and Supriyo Datta School of Electrical and Computer Engineering,

More information

Fabrication and Measurement of Spin Devices. Purdue Birck Presentation

Fabrication and Measurement of Spin Devices. Purdue Birck Presentation Fabrication and Measurement of Spin Devices Zhihong Chen School of Electrical and Computer Engineering Birck Nanotechnology Center, Discovery Park Purdue University Purdue Birck Presentation zhchen@purdue.edu

More information

Lessons from Nanoscience: A Lecture Note Series

Lessons from Nanoscience: A Lecture Note Series Lessons from Nanoscience: A Lecture Note Series http://nanohub.org/topics/lessonsfromnanoscience Volume 1: Lessons from Nanoelectronics: A New Perspective on Transport Supriyo Datta Purdue University datta@purdue.edu

More information

What constitutes a nanoswitch? A Perspective

What constitutes a nanoswitch? A Perspective 1 To appear in Emerging Nanoelectronic Devices, Editors: An Chen, James Hutchby, Victor Zhirnov and George Bourianoff, John Wiley & Sons (to be published) Chapter 2 What constitutes a nanoswitch? A Perspective

More information

Emerging Interconnect Technologies for CMOS and beyond-cmos Circuits

Emerging Interconnect Technologies for CMOS and beyond-cmos Circuits Emerging Interconnect Technologies for CMOS and beyond-cmos Circuits Sou-Chi Chang, Rouhollah M. Iraei Vachan Kumar, Ahmet Ceyhan and Azad Naeemi School of Electrical & Computer Engineering Georgia Institute

More information

Mesoscopic Spintronics

Mesoscopic Spintronics Mesoscopic Spintronics Taro WAKAMURA (Université Paris-Sud) Lecture 1 Today s Topics 1.1 History of Spintronics 1.2 Fudamentals in Spintronics Spin-dependent transport GMR and TMR effect Spin injection

More information

A Technology-Agnostic MTJ SPICE Model with User-Defined Dimensions for STT-MRAM Scalability Studies

A Technology-Agnostic MTJ SPICE Model with User-Defined Dimensions for STT-MRAM Scalability Studies A Technology-Agnostic MTJ SPICE Model with User-Defined Dimensions for STT-MRAM Scalability Studies Model download website: mtj.umn.edu Jongyeon Kim 1, An Chen 2, Behtash Behin-Aein 2, Saurabh Kumar 1,

More information

Magnetic tunnel junction beyond memory from logic to neuromorphic computing WANJUN PARK DEPT. OF ELECTRONIC ENGINEERING, HANYANG UNIVERSITY

Magnetic tunnel junction beyond memory from logic to neuromorphic computing WANJUN PARK DEPT. OF ELECTRONIC ENGINEERING, HANYANG UNIVERSITY Magnetic tunnel junction beyond memory from logic to neuromorphic computing WANJUN PARK DEPT. OF ELECTRONIC ENGINEERING, HANYANG UNIVERSITY Magnetic Tunnel Junctions (MTJs) Structure High density memory

More information

An Overview of Spin-based Integrated Circuits

An Overview of Spin-based Integrated Circuits ASP-DAC 2014 An Overview of Spin-based Integrated Circuits Wang Kang, Weisheng Zhao, Zhaohao Wang, Jacques-Olivier Klein, Yue Zhang, Djaafar Chabi, Youguang Zhang, Dafiné Ravelosona, and Claude Chappert

More information

Low-Energy Deep Belief Networks Using Intrinsic Sigmoidal Spintronic-based Probabilistic Neurons

Low-Energy Deep Belief Networks Using Intrinsic Sigmoidal Spintronic-based Probabilistic Neurons Low-Energy Deep Belief Networks Using Intrinsic Sigmoidal Spintronic-based Probabilistic Neurons Ramtin Zand 1, Kerem Yunus Camsari 2, Steven D. Pyle 1, Ibrahim Ahmed 3, Chris H. Kim 3, and Ronald F. DeMara

More information

Lessons from Nanoelectronics A New Perspective on Transport

Lessons from Nanoelectronics A New Perspective on Transport Lessons from Nanoelectronics A New Perspective on Transport Lessons from Nanoscience: A Lecture Note Series ISSN: 2301-3354 Series Editors: Mark Lundstrom and Supriyo Datta (Purdue University, USA) Lessons

More information

This document is an author-formatted work. The definitive version for citation appears as:

This document is an author-formatted work. The definitive version for citation appears as: This document is an author-formatted work. The definitive version for citation appears as: A. Roohi, R. Zand, D. Fan and R. F. DeMara, "Voltage-based Concatenatable Full Adder using Spin Hall Effect Switching,"

More information

Low Energy Spin Transfer Torque RAM (STT-RAM / SPRAM) Zach Foresta April 23, 2009

Low Energy Spin Transfer Torque RAM (STT-RAM / SPRAM) Zach Foresta April 23, 2009 Low Energy Spin Transfer Torque RAM (STT-RAM / SPRAM) Zach Foresta April 23, 2009 Overview Background A brief history GMR and why it occurs TMR structure What is spin transfer? A novel device A future

More information

Quantum Transport Simula0on: A few case studies where it is necessary

Quantum Transport Simula0on: A few case studies where it is necessary Quantum Transport Simula0on: A few case studies where it is necessary Sayeef Salahuddin Laboratory for Emerging and Exploratory Devices (LEED) EECS, UC Berkeley sayeef@eecs.berkeley.edu The celebrated

More information

Introduction to Spintronics and Spin Caloritronics. Tamara Nunner Freie Universität Berlin

Introduction to Spintronics and Spin Caloritronics. Tamara Nunner Freie Universität Berlin Introduction to Spintronics and Spin Caloritronics Tamara Nunner Freie Universität Berlin Outline Format of seminar How to give a presentation How to search for scientific literature Introduction to spintronics

More information

Author : Fabrice BERNARD-GRANGER September 18 th, 2014

Author : Fabrice BERNARD-GRANGER September 18 th, 2014 Author : September 18 th, 2014 Spintronic Introduction Spintronic Design Flow and Compact Modelling Process Variation and Design Impact Semiconductor Devices Characterisation Seminar 2 Spintronic Introduction

More information

MSE 7025 Magnetic Materials (and Spintronics)

MSE 7025 Magnetic Materials (and Spintronics) MSE 7025 Magnetic Materials (and Spintronics) Lecture 14: Spin Transfer Torque And the future of spintronics research Chi-Feng Pai cfpai@ntu.edu.tw Course Outline Time Table Week Date Lecture 1 Feb 24

More information

From Spin Torque Random Access Memory to Spintronic Memristor. Xiaobin Wang Seagate Technology

From Spin Torque Random Access Memory to Spintronic Memristor. Xiaobin Wang Seagate Technology From Spin Torque Random Access Memory to Spintronic Memristor Xiaobin Wang Seagate Technology Contents Spin Torque Random Access Memory: dynamics characterization, device scale down challenges and opportunities

More information

Spin Torque and Magnetic Tunnel Junctions

Spin Torque and Magnetic Tunnel Junctions Spin Torque and Magnetic Tunnel Junctions Ed Myers, Frank Albert, Ilya Krivorotov, Sergey Kiselev, Nathan Emley, Patrick Braganca, Greg Fuchs, Andrei Garcia, Ozhan Ozatay, Eric Ryan, Jack Sankey, John

More information

introduction: what is spin-electronics?

introduction: what is spin-electronics? Spin-dependent transport in layered magnetic metals Patrick Bruno Max-Planck-Institut für Mikrostrukturphysik, Halle, Germany Summary: introduction: what is spin-electronics giant magnetoresistance (GMR)

More information

From Hall Effect to TMR

From Hall Effect to TMR From Hall Effect to TMR 1 Abstract This paper compares the century old Hall effect technology to xmr technologies, specifically TMR (Tunnel Magneto-Resistance) from Crocus Technology. It covers the various

More information

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis

More information

Emerging spintronics-based logic technologies

Emerging spintronics-based logic technologies Center for Spintronic Materials, Interfaces, and Novel Architectures Emerging spintronics-based logic technologies Zhaoxin Liang Meghna Mankalale Jian-Ping Wang Sachin S. Sapatnekar University of Minnesota

More information

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION SUPPLEMENTARY INFORMATION DOI: 10.1038/NNANO.2014.16 Electrical detection of charge current-induced spin polarization due to spin-momentum locking in Bi 2 Se 3 by C.H. Li, O.M.J. van t Erve, J.T. Robinson,

More information

Systèmes Hybrides. Norman Birge Michigan State University

Systèmes Hybrides. Norman Birge Michigan State University Systèmes Hybrides Norman Birge Michigan State University Résumé Systèmes F/N Systèmes S/N Systèmes S/F Résumé: Systèmes F/N Accumulation de spin Giant Magnetoresistance (GMR) Spin-transfer torque (STT)

More information

Floating Point Representation and Digital Logic. Lecture 11 CS301

Floating Point Representation and Digital Logic. Lecture 11 CS301 Floating Point Representation and Digital Logic Lecture 11 CS301 Administrative Daily Review of today s lecture w Due tomorrow (10/4) at 8am Lab #3 due Friday (9/7) 1:29pm HW #5 assigned w Due Monday 10/8

More information

STEM: A Scheme for Two-phase Evaluation of Majority Logic

STEM: A Scheme for Two-phase Evaluation of Majority Logic STEM: A Scheme for Two-phase Evaluation of Majority Logic Meghna G. Mankalale, Zhaoxin Liang, and Sachin S. Sapatnekar Abstract The switching time of a magnet in a spin current based majority gate depends

More information

Spin electronics at the nanoscale. Michel Viret Service de Physique de l Etat Condensé CEA Saclay France

Spin electronics at the nanoscale. Michel Viret Service de Physique de l Etat Condensé CEA Saclay France Spin electronics at the nanoscale Michel Viret Service de Physique de l Etat Condensé CEA Saclay France Principles of spin electronics: ferromagnetic metals spin accumulation Resistivity of homogeneous

More information

NTE4514B & NTE4515B Integrated Circuit CMOS, 4 Bit Latch/4 to 16 Line Decoder

NTE4514B & NTE4515B Integrated Circuit CMOS, 4 Bit Latch/4 to 16 Line Decoder NTE4514B & NTE4515B Integrated Circuit CMOS, 4 Bit Latch/4 to 16 Line Decoder Description: The NTE4514B (output active high option) and NTE4515B (output active low option) are two output options of a 4

More information

arxiv: v2 [cs.et] 2 Apr 2018

arxiv: v2 [cs.et] 2 Apr 2018 arxiv:1801.00497v2 [cs.et] 2 Apr 2018 Implementing Bayesian networks with embedded stochastic MRAM Rafatul Faria, 1, a) Kerem Y. Camsari, 1, a) 1, b) and Supriyo Datta School of Electrical and Computer

More information

Putting the Electron s Spin to Work Dan Ralph Kavli Institute at Cornell Cornell University

Putting the Electron s Spin to Work Dan Ralph Kavli Institute at Cornell Cornell University Putting the Electron s Spin to Work Dan Ralph Kavli Institute at Cornell Cornell University Yongtao Cui, Ted Gudmundsen, Colin Heikes, Wan Li, Alex Mellnik, Takahiro Moriyama, Joshua Parks, Sufei Shi,

More information

Digital Integrated Circuits

Digital Integrated Circuits Chapter 6 The CMOS Inverter 1 Contents Introduction (MOST models) 0, 1 st, 2 nd order The CMOS inverter : The static behavior: o DC transfer characteristics, o Short-circuit current The CMOS inverter :

More information

Spin-Based Logic and Memory Technologies for Low-Power Systems

Spin-Based Logic and Memory Technologies for Low-Power Systems Spin-Based Logic and Memory Technologies for Low-Power Systems A DISSERTATION SUBMITTED TO THE FACULTY OF THE GRADUATE SCHOOL OF THE UNIVERSITY OF MINNESOTA BY Jongyeon Kim IN PARTIAL FULFILLMENT OF THE

More information

VLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

VLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT VLSI UNIT - III GATE LEVEL DESIGN P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Time Delays, Driving large

More information

Optical studies of current-induced magnetization

Optical studies of current-induced magnetization Optical studies of current-induced magnetization Virginia (Gina) Lorenz Department of Physics, University of Illinois at Urbana-Champaign PHYS403, December 5, 2017 The scaling of electronics John Bardeen,

More information

CURRENT-INDUCED MAGNETIC DYNAMICS IN NANOSYSTEMS

CURRENT-INDUCED MAGNETIC DYNAMICS IN NANOSYSTEMS CURRENT-INDUCED MAGNETIC DYNAMICS IN NANOSYSTEMS J. Barna Department of Physics Adam Mickiewicz University & Institute of Molecular Physics, Pozna, Poland In collaboration: M Misiorny, I Weymann, AM University,

More information

High-to-Low Propagation Delay t PHL

High-to-Low Propagation Delay t PHL High-to-Low Propagation Delay t PHL V IN switches instantly from low to high. Driver transistor (n-channel) immediately switches from cutoff to saturation; the p-channel pull-up switches from triode to

More information

Kaushik Roy Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN https://engineering.purdue.edu/nrl/index.

Kaushik Roy Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN https://engineering.purdue.edu/nrl/index. Beyond Charge-Based Computing: STT- MRAMs Kaushik Roy Department of Electrical and Computer Engineering, Purdue University, West Lafayette, IN https://engineering.purdue.edu/nrl/index.html 1 Failure probability

More information

Energy/Delay Tradeoffs in All-Spin Logic Circuits

Energy/Delay Tradeoffs in All-Spin Logic Circuits Energy/Delay Tradeoffs in All-Spin Logic Circuits Zhaoxin Liang and Sachin S. Sapatnekar, Fellow, IEEE Abstract All-spin logic (ASL is a spin-based candidate for implementing logic in next generation designs.

More information

An Overview of Spintronics in 2D Materials

An Overview of Spintronics in 2D Materials An Overview of Spintronics in 2D Materials Wei Han ( 韩伟 ) 1 2014 ICQM Outline I. Introduction to spintronics (Lecture I) II. Spin injection and detection in 2D (Lecture I) III. Putting magnetic moment

More information

CMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)

CMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view) CMPEN 411 VLSI Digital Circuits Lecture 04: CMOS Inverter (static view) Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN

More information

Demonstration of a strain-mediated magnetoelectric write and read unit in a Co60Fe20B20/ Pb(Mg1/3Nb2/3)0.7Ti0.3O3 heterostructure

Demonstration of a strain-mediated magnetoelectric write and read unit in a Co60Fe20B20/ Pb(Mg1/3Nb2/3)0.7Ti0.3O3 heterostructure Demonstration of a strain-mediated magnetoelectric write and read unit in a Co60Fe20B20/ Pb(Mg1/3Nb2/3)0.7Ti0.3O3 heterostructure Tingting Shen 1,3, aibhav Ostwal 2,3, Kerem Y. Camsari 2, Joerg Appenzeller

More information

Giant Magnetoresistance

Giant Magnetoresistance Giant Magnetoresistance This is a phenomenon that produces a large change in the resistance of certain materials as a magnetic field is applied. It is described as Giant because the observed effect is

More information

arxiv: v1 [cond-mat.mes-hall] 3 Dec 2010

arxiv: v1 [cond-mat.mes-hall] 3 Dec 2010 Switching energy-delay of all spin logic devices Behtash Behin-Aein*, Angik Sarkar*, Srikant Srinivasan* and Supriyo Datta * The order is alphabetical. Authors contributed equally. School of Electrical

More information

Saroj P. Dash. Chalmers University of Technology. Göteborg, Sweden. Microtechnology and Nanoscience-MC2

Saroj P. Dash. Chalmers University of Technology. Göteborg, Sweden. Microtechnology and Nanoscience-MC2 Silicon Spintronics Saroj P. Dash Chalmers University of Technology Microtechnology and Nanoscience-MC2 Göteborg, Sweden Acknowledgement Nth Netherlands University of Technology Sweden Mr. A. Dankert Dr.

More information

Advanced Lab Course. Tunneling Magneto Resistance

Advanced Lab Course. Tunneling Magneto Resistance Advanced Lab Course Tunneling Magneto Resistance M06 As of: 015-04-01 Aim: Measurement of tunneling magnetoresistance for different sample sizes and recording the TMR in dependency on the voltage. Content

More information

Spin-Based Computing: Device Concepts, Current Status, and a Case Study on a High-Performance Microprocessor

Spin-Based Computing: Device Concepts, Current Status, and a Case Study on a High-Performance Microprocessor CONTRIBUTED P A P E R Spin-Based Computing: Device Concepts, Current Status, and a Case Study on a High-Performance Microprocessor This paper provides a review of various spintronic devices being considered

More information

EE 434 Lecture 33. Logic Design

EE 434 Lecture 33. Logic Design EE 434 Lecture 33 Logic Design Review from last time: Ask the inverter how it will interpret logic levels V IN V OUT V H =? V L =? V LARGE V H V L V H Review from last time: The two-inverter loop X Y X

More information

SPIN TRANSFER TORQUES IN HIGH ANISOTROPY MAGNETIC NANOSTRUCTURES

SPIN TRANSFER TORQUES IN HIGH ANISOTROPY MAGNETIC NANOSTRUCTURES CRR Report Number 29, Winter 2008 SPIN TRANSFER TORQUES IN HIGH ANISOTROPY AGNETIC NANOSTRUCTURES Eric Fullerton 1, Jordan Katine 2, Stephane angin 3, Yves Henry 4, Dafine Ravelosona 5, 1 University of

More information

EE 434 Lecture 34. Logic Design

EE 434 Lecture 34. Logic Design EE 434 ecture 34 ogic Design Review from last time: Transfer characteristics of the static CMOS inverter (Neglect λ effects) Case 5 M cutoff, M triode V -V > V -V -V Tp V < V Tn V V V Tp Transfer characteristics

More information

BEYOND-CMOS SPINTRONIC LOGIC AND FERROELECTRIC MEMORY

BEYOND-CMOS SPINTRONIC LOGIC AND FERROELECTRIC MEMORY BEYOND-CMOS SPINTRONIC LOGIC AND FERROELECTRIC MEMORY A Thesis Presented to The Academic Faculty by Sou-Chi Chang In Partial Fulfillment of the Requirements for the Degree Doctor of Philosophy in the School

More information

Digital Logic. CS211 Computer Architecture. l Topics. l Transistors (Design & Types) l Logic Gates. l Combinational Circuits.

Digital Logic. CS211 Computer Architecture. l Topics. l Transistors (Design & Types) l Logic Gates. l Combinational Circuits. CS211 Computer Architecture Digital Logic l Topics l Transistors (Design & Types) l Logic Gates l Combinational Circuits l K-Maps Figures & Tables borrowed from:! http://www.allaboutcircuits.com/vol_4/index.html!

More information

Wouldn t it be great if

Wouldn t it be great if IDEMA DISKCON Asia-Pacific 2009 Spin Torque MRAM with Perpendicular Magnetisation: A Scalable Path for Ultra-high Density Non-volatile Memory Dr. Randall Law Data Storage Institute Agency for Science Technology

More information

Low Energy SPRAM. Figure 1 Spin valve GMR device hysteresis curve showing states of parallel (P)/anti-parallel (AP) poles,

Low Energy SPRAM. Figure 1 Spin valve GMR device hysteresis curve showing states of parallel (P)/anti-parallel (AP) poles, Zachary Foresta Nanoscale Electronics 04-22-2009 Low Energy SPRAM Introduction The concept of spin transfer was proposed by Slonczewski [1] and Berger [2] in 1996. They stated that when a current of polarized

More information

THE INVERTER. Inverter

THE INVERTER. Inverter THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)

More information

A design methodology and device/circuit/ architecture compatible simulation framework for low-power magnetic quantum cellular automata systems

A design methodology and device/circuit/ architecture compatible simulation framework for low-power magnetic quantum cellular automata systems Purdue University Purdue e-pubs Department of Electrical and Computer Engineering Faculty Publications Department of Electrical and Computer Engineering January 2009 A design methodology and device/circuit/

More information

ECE321 Electronics I

ECE321 Electronics I ECE31 Electronics Lecture 1: CMOS nverter: Noise Margin & Delay Model Payman Zarkesh-Ha Office: ECE Bldg. 30B Office hours: Tuesday :00-3:00PM or by appointment E-mail: payman@ece.unm.edu Slide: 1 CMOS

More information

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD

More information

Magnetic neutron diffraction. Rob McQueeney, Ames Laboratory and Iowa State University

Magnetic neutron diffraction. Rob McQueeney, Ames Laboratory and Iowa State University Magnetic neutron diffraction Rob McQueeney, Ames Laboratory and Iowa State University September 19, 2018 Magnetic moment-rare earths Progressive filling of 4f levels Strong Hund s rules Strong spin-orbit

More information

CMOS Inverter. Performance Scaling

CMOS Inverter. Performance Scaling Announcements Exam #2 regrade requests due today. Homework #8 due today. Final Exam: Th June 12, 8:30 10:20am, CMU 120 (extension to 11:20am requested). Grades available for viewing via Catalyst. CMOS

More information

MESL: Proposal for a Non-volatile Cascadable Magneto-Electric Spin Logic

MESL: Proposal for a Non-volatile Cascadable Magneto-Electric Spin Logic MESL: Proposal for a Non-volatile Cascadable Magneto-Electric Spin Logic Akhilesh Jaiswal 1,, and Kaushik Roy 1 1 School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, 47907,

More information

Enhanced spin orbit torques by oxygen incorporation in tungsten films

Enhanced spin orbit torques by oxygen incorporation in tungsten films Enhanced spin orbit torques by oxygen incorporation in tungsten films Timothy Phung IBM Almaden Research Center, San Jose, California, USA 1 Motivation: Memory devices based on spin currents Spin Transfer

More information

Center for Spintronic Materials, Interfaces, and Novel Architectures. Voltage Controlled Antiferromagnetics and Future Spin Memory

Center for Spintronic Materials, Interfaces, and Novel Architectures. Voltage Controlled Antiferromagnetics and Future Spin Memory Center for Spintronic Materials, Interfaces, and Novel Architectures Voltage Controlled Antiferromagnetics and Future Spin Memory Maxim Tsoi The University of Texas at Austin Acknowledgments: H. Seinige,

More information

Spin injection. concept and technology

Spin injection. concept and technology Spin injection concept and technology Ron Jansen ャンセンロン Spintronics Research Center National Institute of Advanced Industrial Science and Technology (AIST), Tsukuba, Japan Spin injection Transfer of spin

More information

Directions for simulation of beyond-cmos devices. Dmitri Nikonov, George Bourianoff, Mark Stettler

Directions for simulation of beyond-cmos devices. Dmitri Nikonov, George Bourianoff, Mark Stettler Directions for simulation of beyond-cmos devices Dmitri Nikonov, George Bourianoff, Mark Stettler Outline Challenges and responses in nanoelectronic simulation Limits for electronic devices and motivation

More information

Lecture 12 CMOS Delay & Transient Response

Lecture 12 CMOS Delay & Transient Response EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 12 CMOS Delay & Transient Response Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology

More information

Spin Coherent Phenomena in Quantum Dots Driven by Magnetic Fields

Spin Coherent Phenomena in Quantum Dots Driven by Magnetic Fields Spin Coherent Phenomena in Quantum Dots Driven by Magnetic Fields Gloria Platero Instituto de Ciencia de Materiales (ICMM), CSIC, Madrid, Spain María Busl (ICMM), Rafael Sánchez,Université de Genève Toulouse,

More information

Recent developments in spintronic

Recent developments in spintronic Recent developments in spintronic Tomas Jungwirth nstitute of Physics ASCR, Prague University of Nottingham in collaboration with Hitachi Cambridge, University of Texas, Texas A&M University - Spintronics

More information

Nanoelectronics 12. Atsufumi Hirohata Department of Electronics. Quick Review over the Last Lecture

Nanoelectronics 12. Atsufumi Hirohata Department of Electronics. Quick Review over the Last Lecture Nanoelectronics 12 Atsufumi Hirohata Department of Electronics 09:00 Tuesday, 20/February/2018 (P/T 005) Quick Review over the Last Lecture Origin of magnetism : ( Circular current ) is equivalent to a

More information

4.10 The CMOS Digital Logic Inverter

4.10 The CMOS Digital Logic Inverter 11/11/2004 section 4_10 The CMOS Digital Inverter blank.doc 1/1 4.10 The CMOS Digital Logic Inverter Reading Assignment: pp. 336346 Complementary MOSFET (CMOS) is the predominant technology for constructing

More information

ENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)

ENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view) ENGR89 Digital VLSI Design Fall 5 Lecture 4: CMOS Inverter (static view) [Adapted from Chapter 5 of Digital Integrated Circuits, 3, J. Rabaey et al.] [Also borrowed from Vijay Narayanan and Mary Jane Irwin]

More information

NTE4501 Integrated Circuit CMOS, Dual 4 Input NAND Gate, 2 Input NOR/OR Gate, 8 Input AND/NAND Gate

NTE4501 Integrated Circuit CMOS, Dual 4 Input NAND Gate, 2 Input NOR/OR Gate, 8 Input AND/NAND Gate NTE4501 Integrated Circuit CMOS, Dual 4 Input NAND Gate, 2 Input NOR/OR Gate, 8 Input AND/NAND Gate Description: The NTE4501 is a triple gate device in a 16 Lead DIP type package constructed with MOS P

More information

Timing Simulation of 45 nm Technology and Analysis of Gate Tunneling Currents in 90, 65, 45, and 32 nm Technologies

Timing Simulation of 45 nm Technology and Analysis of Gate Tunneling Currents in 90, 65, 45, and 32 nm Technologies 1 Timing Simulation of 45 nm Technology and Analysis of Gate Tunneling Currents in 90, 65, 45, and 32 nm Technologies Steven P. Surgnier Abstract A timing simulation is presented for a MOSFET implemented

More information

CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002

CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002 CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 18-322 DIGITAL INTEGRATED CIRCUITS FALL 2002 Final Examination, Monday Dec. 16, 2002 NAME: SECTION: Time: 180 minutes Closed

More information

CMOS Technology Worksheet

CMOS Technology Worksheet CMOS Technology Worksheet Concept Inventory: Notes: PFET, NFET: voltage controlled switches CMOS composition rules: complementary pullup and pulldown CMOS gates are naturally inverting t PD and t CD timing

More information

CMOS Inverter (static view)

CMOS Inverter (static view) Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:

More information

Expecting the unexpected in the spin Hall effect: from fundamental to practical

Expecting the unexpected in the spin Hall effect: from fundamental to practical Expecting the unexpected in the spin Hall effect: from fundamental to practical JAIRO SINOVA Texas A&M University Institute of Physics ASCR Institute of Physics ASCR Tomas Jungwirth, Vít Novák, et al Hitachi

More information

SIGNATURES OF SPIN-ORBIT DRIVEN ELECTRONIC TRANSPORT IN TRANSITION- METAL-OXIDE INTERFACES

SIGNATURES OF SPIN-ORBIT DRIVEN ELECTRONIC TRANSPORT IN TRANSITION- METAL-OXIDE INTERFACES SIGNATURES OF SPIN-ORBIT DRIVEN ELECTRONIC TRANSPORT IN TRANSITION- METAL-OXIDE INTERFACES Nicandro Bovenzi Bad Honnef, 19-22 September 2016 LAO/STO heterostructure: conducting interface between two insulators

More information

Physics in Quasi-2D Materials for Spintronics Applications

Physics in Quasi-2D Materials for Spintronics Applications Physics in Quasi-2D Materials for Spintronics Applications Topological Insulators and Graphene Ching-Tzu Chen IBM TJ Watson Research Center May 13, 2016 2016 C-SPIN Topological Spintronics Device Workshop

More information

Fokker-Planck calculation of spintorque switching rates: comparison with telegraph-noise data

Fokker-Planck calculation of spintorque switching rates: comparison with telegraph-noise data Fokker-Planck calculation of spintorque switching rates: comparison with telegraph-noise data P. B.Visscher and D. M. Apalkov Department of Physics and Astronomy The University of Alabama This project

More information

EE 330 Lecture 6. Improved Switch-Level Model Propagation Delay Stick Diagrams Technology Files

EE 330 Lecture 6. Improved Switch-Level Model Propagation Delay Stick Diagrams Technology Files EE 330 Lecture 6 Improved witch-level Model Propagation elay tick iagrams Technology Files Review from Last Time MO Transistor Qualitative iscussion of n-channel Operation Bulk ource Gate rain rain G Gate

More information

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017 UNIVERSITY OF BOLTON TW35 SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER 2-2016/2017 INTERMEDIATE DIGITAL ELECTRONICS AND COMMUNICATIONS MODULE NO: EEE5002

More information

Mon., Feb. 04 & Wed., Feb. 06, A few more instructive slides related to GMR and GMR sensors

Mon., Feb. 04 & Wed., Feb. 06, A few more instructive slides related to GMR and GMR sensors Mon., Feb. 04 & Wed., Feb. 06, 2013 A few more instructive slides related to GMR and GMR sensors Oscillating sign of Interlayer Exchange Coupling between two FM films separated by Ruthenium spacers of

More information

Concepts in Spin Electronics

Concepts in Spin Electronics Concepts in Spin Electronics Edited by Sadamichi Maekawa Institutefor Materials Research, Tohoku University, Japan OXFORD UNIVERSITY PRESS Contents List of Contributors xiii 1 Optical phenomena in magnetic

More information

Techniques for inferring M at small scales

Techniques for inferring M at small scales Magnetism and small scales We ve seen that ferromagnetic materials can be very complicated even in bulk specimens (e.g. crystallographic anisotropies, shape anisotropies, local field effects, domains).

More information

First-Principles Modeling of Charge Transport in Molecular Junctions

First-Principles Modeling of Charge Transport in Molecular Junctions First-Principles Modeling of Charge Transport in Molecular Junctions Chao-Cheng Kaun Research Center for Applied Sciences, Academia Sinica Department of Physics, National Tsing Hua University September

More information

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B) 1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed

More information

Ferromagnetism and Electronic Transport. Ordinary magnetoresistance (OMR)

Ferromagnetism and Electronic Transport. Ordinary magnetoresistance (OMR) Ferromagnetism and Electronic Transport There are a number of effects that couple magnetization to electrical resistance. These include: Ordinary magnetoresistance (OMR) Anisotropic magnetoresistance (AMR)

More information

Current-driven Magnetization Reversal in a Ferromagnetic Semiconductor. (Ga,Mn)As/GaAs/(Ga,Mn)As Tunnel Junction

Current-driven Magnetization Reversal in a Ferromagnetic Semiconductor. (Ga,Mn)As/GaAs/(Ga,Mn)As Tunnel Junction Current-driven Magnetization Reversal in a Ferromagnetic Semiconductor (Ga,Mn)As/GaAs/(Ga,Mn)As Tunnel Junction D. Chiba 1, 2*, Y. Sato 1, T. Kita 2, 1, F. Matsukura 1, 2, and H. Ohno 1, 2 1 Laboratory

More information

Digital Electronics. Part A

Digital Electronics. Part A Digital Electronics Final Examination Part A Winter 2004-05 Student Name: Date: lass Period: Total Points: Multiple hoice Directions: Select the letter of the response which best completes the item or

More information

NEUROMORPHIC COMPUTING WITH MAGNETO-METALLIC NEURONS & SYNAPSES: PROSPECTS AND PERSPECTIVES

NEUROMORPHIC COMPUTING WITH MAGNETO-METALLIC NEURONS & SYNAPSES: PROSPECTS AND PERSPECTIVES NEUROMORPHIC COMPUTING WITH MAGNETO-METALLIC NEURONS & SYNAPSES: PROSPECTS AND PERSPECTIVES KAUSHIK ROY ABHRONIL SENGUPTA, KARTHIK YOGENDRA, DELIANG FAN, SYED SARWAR, PRIYA PANDA, GOPAL SRINIVASAN, JASON

More information

Electricity and Magnetism Module 6 Student Guide

Electricity and Magnetism Module 6 Student Guide Concepts of this Module Electricity and Magnetism Module 6 Student Guide Interactions of permanent magnets with other magnets, conductors, insulators, and electric charges. Magnetic fields of permanent

More information

A Universal Memory Model for Design Exploration. Ketul Sutaria, Chi-Chao Wang, Yu (Kevin) Cao School of ECEE, ASU

A Universal Memory Model for Design Exploration. Ketul Sutaria, Chi-Chao Wang, Yu (Kevin) Cao School of ECEE, ASU A Universal Memory Model for Design Exploration Ketul Sutaria, Chi-Chao Wang, Yu (Kevin) Cao School of ECEE, ASU Universal Memory Modeling because there is no universal memory device! Modeling needs in

More information

Magnetism and Magnetic Switching

Magnetism and Magnetic Switching Magnetism and Magnetic Switching Robert Stamps SUPA-School of Physics and Astronomy University of Glasgow A story from modern magnetism: The Incredible Shrinking Disk Instead of this: (1980) A story from

More information

Sequential Logic Circuits

Sequential Logic Circuits Chapter 4 Sequential Logic Circuits 4 1 The defining characteristic of a combinational circuit is that its output depends only on the current inputs applied to the circuit. The output of a sequential circuit,

More information

E40M. Binary Numbers. M. Horowitz, J. Plummer, R. Howe 1

E40M. Binary Numbers. M. Horowitz, J. Plummer, R. Howe 1 E40M Binary Numbers M. Horowitz, J. Plummer, R. Howe 1 Reading Chapter 5 in the reader A&L 5.6 M. Horowitz, J. Plummer, R. Howe 2 Useless Box Lab Project #2 Adding a computer to the Useless Box alows us

More information

Design and Implementation of Carry Adders Using Adiabatic and Reversible Logic Gates

Design and Implementation of Carry Adders Using Adiabatic and Reversible Logic Gates Design and Implementation of Carry Adders Using Adiabatic and Reversible Logic Gates B.BharathKumar 1, ShaikAsra Tabassum 2 1 Research Scholar, Dept of ECE, Lords Institute of Engineering & Technology,

More information

NCEES Fundamentals of Engineering (FE) Examination ELECTRICAL EXAM SPECIFICATIONS

NCEES Fundamentals of Engineering (FE) Examination ELECTRICAL EXAM SPECIFICATIONS NCEES Fundamentals of Engineering (FE) Examination ELECTRICAL EXAM SPECIFICATIONS Effective Beginning with the April 2009 Examinations The FE examination is an 8-hour supplied-reference examination: 120

More information

Opportunities in Nanomagnetism*

Opportunities in Nanomagnetism* Magnetic Nanoparticles: Challenges and Future Prospects June 18-22, 2007, Leiden Opportunities in Nanomagnetism* Sam Bader Materials Science Division and Center for Nanoscale Materials Argonne National

More information