ECEG 351 Electronics II Spring 2017
|
|
|
- Lorin Stokes
- 5 years ago
- Views:
Transcription
1 ECEG 351 Elecronic II Spring 017 Final Exam General Informaion Pleae review he Exam Policie ecion of he Exam page a he coure web ie. You hould epecially noe he following: 1. You will be allowed o ue a non-wirele enabled calculaor, uch a a TI-99.. You will be allowed o ue up o four inch wo-ided handwrien help hee. No phoocopied maerial or copied and paed ex or image are allowed. If here i a able or image from he exbook or ome oher ource ha you feel would be helpful and ha i no included on he formula hee I will provide o you, pleae noify me. 3. All help hee will be colleced a he end of he exam bu will be reurned o you laer if you wih o have hem back. Rough breakdown of opic coverage: 30-50% Maerial covered on Exam #1, #, and #3 0-30% Swiching regulaor 10-0% Device hermal managemen and heaink elecion 10-15% Bypa capacior The rucure of he final exam will be guided by he ECEG 351 Coure Oucome, which are core compeencie ha can be meaured by aemen inrumen uch a exam queion and deign ak. The li of coure oucome i available on he Coure Decripion page a he ECEG 351 coure web ie and on he ECEG 351 Coure Policie & Informaion hee (he yllabu). The exam i cheduled o ake place 11:45 am-:45 pm on Friday, May 5 in Breakiron 366. The exam will be deigned o ake approximaely 1.5 hour o complee, bu you may ue he full hree hour if neceary. The final exam core canno be dropped. Your graded final exam will no be reurned o you, nor will he oluion be poed. However, you may make an appoinmen wih me a any ime o review your final exam and dicu your performance on i. I will keep your final exam a lea unil you graduae from Bucknell. All of your recorded core, including your final exam core, will be poed a he coure Moodle ie. The review opic for he final exam are ummarized beginning on he following page.
2 Review Topic for Final Exam The following i a li of opic ha could appear in one form or anoher on he exam. No all of hee opic will be covered, and i i poible ha an exam problem could cover a deail no pecifically lied here. However, hi li ha been made a comprehenive a poible. You hould be familiar wih he opic on he previou review hee in addiion o hoe lied below. Alhough ignifican effor ha been made o enure ha here are no error in hi review hee, ome migh neverhele appear. The exbook i he final auhoriy in all facual maer, unle error have been pecifically idenified here eiher by he auhor (in he form of publihed erraa) or by me. You are ulimaely reponible for obaining accurae and auhoriaive informaion when preparing for your exam. Swiching regulaor - many ype have been deigned; four major ype: o DC buck converer (oupu volage < inpu volage) o DC boo converer (oupu volage > inpu volage) o DC buck-boo (or invering) converer (oupu volage = k inpu volage, where k < 1 for buck converer or k > 1 for boo converer) o DC-o-AC converer (alo omeime called inverer) - advanage o linear regulaor can only reduce volage, bu wiching regulaor are he only widely available mehod o increae volage, o produce AC from DC, or o produce negaive volage from poiive volage o beer efficiency han linear regulaor o le weigh, maller ize han linear regulaor (ofen no ranformer needed; ofen no large heaink needed) - diadvanage o poenial for radiaing EM noie or producing noie on power bu/power line o high-qualiy (and herefore high-co) inducor needed o maximize efficiency o greaer circui complexiy - analyi ool o aumpion of mall inducor curren ripple and capacior volage ripple o inducor vol-econd balance di( ) 1 T v = i + T i = v τ d ( ) ( ) ( ) ( ) τ + d where v = volage acro inducor; i = curren hrough inducor; = inducance; T = period of wiching waveform. Becaue i() i periodic, i ( + ) = ( ) ( + ) ( ) = 0 + T T i i T i v ( τ ) dτ = 0 o capacior charge (ampere-econd) balance dv ( ) ( ) 1 T ( ) ( ) ic = C v + T v = ic ( τ ) dτ d C + where v = volage acro capacior; i C = curren hrough capacior; C = capaciance; T = period of wiching waveform. of 6
3 Becaue v() i periodic, v ( + ) = ( ) ( + ) ( ) = 0 + T T v v T v i ( τ ) dτ = 0 - wiching waveform o D = duy cycle, where 0 < D < 1; duy cycle i fracion of wiching waveform cycle during which he wiching volage i high (poiive value); low wiching volage i uually zero. o wiching volage waveform could have conan D or variable D o D uually conan in DC-o-DC converer o variable D ued in bridge-ype DC-o-AC inverer, for example. Buck converer - concepual circui layou [diagram from R. W. Erickon and D. Makimovic, Fundamenal of Power Elecronic, Norwell, MA: Kluwer Academic, 001.] C - deign equaion o V = DC average oupu volage; Dv = peak oupu volage ripple; D = duy cycle (ime wich i in poiion 1) o oupu volage: V = DV g ( V V ) g DT o inducor curren ripple: D i = it o capacior volage ripple: v = 8C Boo converer - concepual circui layou [diagram from R. W. Erickon and D. Makimovic, Fundamenal of Power Elecronic, Norwell, MA: Kluwer Academic, 001.] - deign equaion o V = DC average oupu volage; Dv = peak oupu volage ripple; D = duy cycle (ime wich i in poiion 1) o oupu volage: V = 1 D 3 of 6
4 DT o inducor curren ripple: D i = VDT o capacior volage ripple: D v = RC Buck-boo (invering) converer - concepual circui layou [diagram from R. W. Erickon and D. Makimovic, Fundamenal of Power Elecronic, Norwell, MA: Kluwer Academic, 001.] - deign equaion o V = DC average oupu volage (negaive value); Dv = peak oupu volage ripple; D = duy cycle (ime wich i in poiion 1) D o oupu volage: V = 1 D DT o inducor curren ripple: D i = VDT o capacior volage ripple: D v = RC H-bridge converer - concepual circui layou [diagram from R. W. Erickon and D. Makimovic, Fundamenal of Power Elecronic, Norwell, MA: Kluwer Academic, 001.] - oupu volage: V = ( D 1) V g where V = DC average oupu volage; D = duy cycle (ime wich i in poiion 1) - D can be made variable (wih periodic variaion) o produce AC Effec of non-zero inducor reiance on wiching regulaor oupu volage and efficiency - R = inducor winding reiance; can be many ohm becaue winding end o be numerou and ue mall-diameer wire - R = load reiance - D = duy cycle (ime wich i in poiion 1); D = 1 D (ime in poiion ) - boo converer 1 o oupu volage: V = 1 D R 4 of 6
5 o efficiency: η = 1 R - buck-boo converer (volage inverer) D 1 o oupu volage: V = 1 D R 1 o efficiency: η = R Oher major ource of power lo and reduced oupu volage in wiching regulaor - diode forward volage drop (Schoky diode or MOSFET preferred over andard diode becaue hey have lower forward volage drop and wich quickly) - diode on reiance - wiching ranior on reiance Thermal managemen and heaink - concep of hermal reiance θ - relaionhip beween juncion-o-ambien emperaure gradien and diipaed power o TJ TA = θ JAPD (analogou o Ohm law) o T J = device juncion emperaure ( C) o T A = ambien emperaure ( C) o θ JA = hermal reiance from juncion o ambien ( C/W); omeime pecified on daahee o P D = power diipaed by device (W) o ambien (urrounding) medium i uually air, bu i can be oil or a coolan in ome cae o T A can be ignificanly higher in a device encloure han he emperaure of he air ouide he encloure. T A = 50 C i ofen aumed a a conervaive eimae. - juncion-ambien hermal reiance when hea ink i ued o θ = θ + θ + θ (analogou o Ohm law) JA JC CS SA o θ JC = juncion-cae hermal reiance (uually pecified on daahee; much le han θ JA wihou heaink) o θ CS = cae-heaink hermal reiance (uually due o mica or ilicone inulaor; value ypically around 0.5 C/W) o θ SA = heaink-ambien hermal reiance (mo imporan pec of heaink; can be lowered wih forced-air or liquid cooling) - approximae diipaed power P D in BJT: o PD VCE I C, where V CE = quiecen collecor-emier volage; I C = quiecen collecor curren o power diipaed in bae-emier pah, V BE I B, i uually negligible, where V BE = quiecen bae-emier volage; I B = quiecen bae curren - approximae diipaed power P D in FET: o P D = VDS I D, where V DS = quiecen drain-ource volage; I D = quiecen drain curren o no ignifican power diipaed in gae-ource pah ince DC gae curren i zero 5 of 6
6 o if FET i ued in high-frequency wiching arrangemen, here could be power diipaion in gae-ource pah due o AC gae curren Bypa capacior - ome imporan ue: o power upply decoupling bypa capacior provide good ignal ground reference and preven poiive feedback (ocillaion) o noie and inerference filering o minimizing effec of power upply bounce (relaed o ground bounce) - power upply decoupling o inducance of power upply lead (or race on PC board) lead o a highimpedance pah beween power upply and circui a high frequencie, which in urn can eablih a poiive feedback pah in circui o rule-of-humb: reacance of bypa capacior hould be le han 1/10 of magniude of impedance conneced o emier erminal (BJT) or ource erminal (FET); if emier/ource grounded, hen reacance hould be a iny fracion of impedance conneced o collecor/drain erminal (uch a R C or R D ) o mall reiance in erie wih power upply lead help wih iolaion beween amplifier age; reior mu inroduce negligible DC volage drop - noie/inerference filering o mall reiance in erie wih power upply lead define pole frequency along wih bypa capacior; mu inroduce negligible DC volage drop o omeime wo or more bypa capacior wih value order of magniude apar are placed in parallel o provide filering over many frequency decade (large capacior ac more like inducor a high frequencie becaue of long lead or PC board race) o erie reior ha lead/race inducance oo, bu i uually conribue o highfrequency filering - ground and power upply bounce o volage bump on reference (ground) node or dip on power upply lead due o urge of curren during logical raniion in digial circui; caued by curren pike flowing hrough lead/race inducance (v = di/d). o ground bounce miigaed by providing very low-inducance ground pah (ground plane on muli-layered PC board or ground meh on ingle-layer board) and hor lead o power upply bounce miigaed by uing bypa capacior (i = C dv/d) and hor lead Relevan coure maerial ince Exam #3: HW: #8 and #9 ab: #5 Reading: Aignmen from Apr. 17 hrough end of emeer Aigned reading include: Fundamenal of Power Elecronic, Chap. 1,, and 3 "Chooing and Uing Bypa Capacior" (Ineril Applicaion Noe 135) Web ink: Fairchild Semiconducor Guide on Mouning Hea Sink (migh be helpful) Review hee: for Exam #1, #, and #3 (ome pa maerial will be on he final exam) 6 of 6
The problem with linear regulators
he problem wih linear regulaors i in P in = i in V REF R a i ref i q i C v CE P o = i o i B ie P = v i o o in R 1 R 2 i o i f η = P o P in iref is small ( 0). iq (quiescen curren) is small (probably).
CHAPTER 7: SECOND-ORDER CIRCUITS
EEE5: CI RCUI T THEORY CHAPTER 7: SECOND-ORDER CIRCUITS 7. Inroducion Thi chaper conider circui wih wo orage elemen. Known a econd-order circui becaue heir repone are decribed by differenial equaion ha
EE202 Circuit Theory II
EE202 Circui Theory II 2017-2018, Spring Dr. Yılmaz KALKAN I. Inroducion & eview of Fir Order Circui (Chaper 7 of Nilon - 3 Hr. Inroducion, C and L Circui, Naural and Sep epone of Serie and Parallel L/C
R.#W.#Erickson# Department#of#Electrical,#Computer,#and#Energy#Engineering# University#of#Colorado,#Boulder#
.#W.#Erickson# Deparmen#of#Elecrical,#Compuer,#and#Energy#Engineering# Universiy#of#Colorado,#Boulder# Chaper 2 Principles of Seady-Sae Converer Analysis 2.1. Inroducion 2.2. Inducor vol-second balance,
Chapter 2: Principles of steady-state converter analysis
Chaper 2 Principles of Seady-Sae Converer Analysis 2.1. Inroducion 2.2. Inducor vol-second balance, capacior charge balance, and he small ripple approximaion 2.3. Boos converer example 2.4. Cuk converer
s-domain Circuit Analysis
Domain ircui Analyi Operae direcly in he domain wih capacior, inducor and reior Key feaure lineariy i preerved c decribed by ODE and heir I Order equal number of plu number of Elemenbyelemen and ource
2.4 Cuk converter example
2.4 Cuk converer example C 1 Cuk converer, wih ideal swich i 1 i v 1 2 1 2 C 2 v 2 Cuk converer: pracical realizaion using MOSFET and diode C 1 i 1 i v 1 2 Q 1 D 1 C 2 v 2 28 Analysis sraegy This converer
Single Phase Line Frequency Uncontrolled Rectifiers
Single Phae Line Frequency Unconrolle Recifier Kevin Gaughan 24-Nov-03 Single Phae Unconrolle Recifier 1 Topic Baic operaion an Waveform (nucive Loa) Power Facor Calculaion Supply curren Harmonic an Th
Problem Set If all directed edges in a network have distinct capacities, then there is a unique maximum flow.
CSE 202: Deign and Analyi of Algorihm Winer 2013 Problem Se 3 Inrucor: Kamalika Chaudhuri Due on: Tue. Feb 26, 2013 Inrucion For your proof, you may ue any lower bound, algorihm or daa rucure from he ex
L1, L2, N1 N2. + Vout. C out. Figure 2.1.1: Flyback converter
page 11 Flyback converer The Flyback converer belongs o he primary swiched converer family, which means here is isolaion beween in and oupu. Flyback converers are used in nearly all mains supplied elecronic
Designing Information Devices and Systems I Spring 2019 Lecture Notes Note 17
EES 16A Designing Informaion Devices and Sysems I Spring 019 Lecure Noes Noe 17 17.1 apaciive ouchscreen In he las noe, we saw ha a capacior consiss of wo pieces on conducive maerial separaed by a nonconducive
UT Austin, ECE Department VLSI Design 5. CMOS Gate Characteristics
La moule: CMOS Tranior heory Thi moule: DC epone Logic Level an Noie Margin Tranien epone Delay Eimaion Tranior ehavior 1) If he wih of a ranior increae, he curren will ) If he lengh of a ranior increae,
Switching Characteristics of Power Devices
Swiching Characeriic of Power Device Device uilizaion can be grealy improved by underanding he device wiching charcaeriic. he main performance wiching characeriic of power device: he ave operaing area
Silicon Controlled Rectifiers UNIT-1
Silicon Conrolled Recifiers UNIT-1 Silicon Conrolled Recifier A Silicon Conrolled Recifier (or Semiconducor Conrolled Recifier) is a four layer solid sae device ha conrols curren flow The name silicon
Admin MAX FLOW APPLICATIONS. Flow graph/networks. Flow constraints 4/30/13. CS lunch today Grading. in-flow = out-flow for every vertex (except s, t)
/0/ dmin lunch oday rading MX LOW PPLIION 0, pring avid Kauchak low graph/nework low nework direced, weighed graph (V, ) poiive edge weigh indicaing he capaciy (generally, aume ineger) conain a ingle ource
University of Cyprus Biomedical Imaging and Applied Optics. Appendix. DC Circuits Capacitors and Inductors AC Circuits Operational Amplifiers
Universiy of Cyprus Biomedical Imaging and Applied Opics Appendix DC Circuis Capaciors and Inducors AC Circuis Operaional Amplifiers Circui Elemens An elecrical circui consiss of circui elemens such as
Chapter 7: Inverse-Response Systems
Chaper 7: Invere-Repone Syem Normal Syem Invere-Repone Syem Baic Sar ou in he wrong direcion End up in he original eady-ae gain value Two or more yem wih differen magniude and cale in parallel Main yem
CS4445/9544 Analysis of Algorithms II Solution for Assignment 1
Conider he following flow nework CS444/944 Analyi of Algorihm II Soluion for Aignmen (0 mark) In he following nework a minimum cu ha capaciy 0 Eiher prove ha hi aemen i rue, or how ha i i fale Uing he
u(t) Figure 1. Open loop control system
Open loop conrol v cloed loop feedbac conrol The nex wo figure preen he rucure of open loop and feedbac conrol yem Figure how an open loop conrol yem whoe funcion i o caue he oupu y o follow he reference
To become more mathematically correct, Circuit equations are Algebraic Differential equations. from KVL, KCL from the constitutive relationship
Laplace Tranform (Lin & DeCarlo: Ch 3) ENSC30 Elecric Circui II The Laplace ranform i an inegral ranformaion. I ranform: f ( ) F( ) ime variable complex variable From Euler > Lagrange > Laplace. Hence,
i L = VT L (16.34) 918a i D v OUT i L v C V - S 1 FIGURE A switched power supply circuit with diode and a switch.
16.4.3 A SWITHED POWER SUPPY USINGA DIODE In his example, we will analyze he behavior of he diodebased swiched power supply circui shown in Figure 16.15. Noice ha his circui is similar o ha in Figure 12.41,
dv 7. Voltage-current relationship can be obtained by integrating both sides of i = C :
EECE202 NETWORK ANALYSIS I Dr. Charles J. Kim Class Noe 22: Capaciors, Inducors, and Op Amp Circuis A. Capaciors. A capacior is a passive elemen designed o sored energy in is elecric field. 2. A capacior
Sample Final Exam (finals03) Covering Chapters 1-9 of Fundamentals of Signals & Systems
Sample Final Exam Covering Chaper 9 (final04) Sample Final Exam (final03) Covering Chaper 9 of Fundamenal of Signal & Syem Problem (0 mar) Conider he caual opamp circui iniially a re depiced below. I LI
More Digital Logic. t p output. Low-to-high and high-to-low transitions could have different t p. V in (t)
EECS 4 Spring 23 Lecure 2 EECS 4 Spring 23 Lecure 2 More igial Logic Gae delay and signal propagaion Clocked circui elemens (flip-flop) Wriing a word o memory Simplifying digial circuis: Karnaugh maps
6.302 Feedback Systems Recitation : Phase-locked Loops Prof. Joel L. Dawson
6.32 Feedback Syem Phae-locked loop are a foundaional building block for analog circui deign, paricularly for communicaion circui. They provide a good example yem for hi cla becaue hey are an excellen
V L. DT s D T s t. Figure 1: Buck-boost converter: inductor current i(t) in the continuous conduction mode.
ECE 445 Analysis and Design of Power Elecronic Circuis Problem Se 7 Soluions Problem PS7.1 Erickson, Problem 5.1 Soluion (a) Firs, recall he operaion of he buck-boos converer in he coninuous conducion
Lecture -14: Chopper fed DC Drives
Lecure -14: Chopper fed DC Drives Chopper fed DC drives o A chopper is a saic device ha convers fixed DC inpu volage o a variable dc oupu volage direcly o A chopper is a high speed on/off semiconducor
Experimental Buck Converter
Experimenal Buck Converer Inpu Filer Cap MOSFET Schoky Diode Inducor Conroller Block Proecion Conroller ASIC Experimenal Synchronous Buck Converer SoC Buck Converer Basic Sysem S 1 u D 1 r r C C R R X
, the. L and the L. x x. max. i n. It is easy to show that these two norms satisfy the following relation: x x n x = (17.3) max
ecure 8 7. Sabiliy Analyi For an n dimenional vecor R n, he and he vecor norm are defined a: = T = i n i (7.) I i eay o how ha hee wo norm aify he following relaion: n (7.) If a vecor i ime-dependen, hen
Reading from Young & Freedman: For this topic, read sections 25.4 & 25.5, the introduction to chapter 26 and sections 26.1 to 26.2 & 26.4.
PHY1 Elecriciy Topic 7 (Lecures 1 & 11) Elecric Circuis n his opic, we will cover: 1) Elecromoive Force (EMF) ) Series and parallel resisor combinaions 3) Kirchhoff s rules for circuis 4) Time dependence
UNIVERSITY OF CALIFORNIA AT BERKELEY
Homework #10 Soluions EECS 40, Fall 2006 Prof. Chang-Hasnain Due a 6 pm in 240 Cory on Wednesday, 04/18/07 oal Poins: 100 Pu (1) your name and (2) discussion secion number on your homework. You need o
EECE 301 Signals & Systems Prof. Mark Fowler
EECE 31 Signal & Syem Prof. Mark Fowler Noe Se #27 C-T Syem: Laplace Tranform Power Tool for yem analyi Reading Aignmen: Secion 6.1 6.3 of Kamen and Heck 1/18 Coure Flow Diagram The arrow here how concepual
Chapter 7 Response of First-order RL and RC Circuits
Chaper 7 Response of Firs-order RL and RC Circuis 7.- The Naural Response of RL and RC Circuis 7.3 The Sep Response of RL and RC Circuis 7.4 A General Soluion for Sep and Naural Responses 7.5 Sequenial
1 Motivation and Basic Definitions
CSCE : Deign and Analyi of Algorihm Noe on Max Flow Fall 20 (Baed on he preenaion in Chaper 26 of Inroducion o Algorihm, 3rd Ed. by Cormen, Leieron, Rive and Sein.) Moivaion and Baic Definiion Conider
13.1 Circuit Elements in the s Domain Circuit Analysis in the s Domain The Transfer Function and Natural Response 13.
Chaper 3 The Laplace Tranform in Circui Analyi 3. Circui Elemen in he Domain 3.-3 Circui Analyi in he Domain 3.4-5 The Tranfer Funcion and Naural Repone 3.6 The Tranfer Funcion and he Convoluion Inegral
18.03SC Unit 3 Practice Exam and Solutions
Sudy Guide on Sep, Dela, Convoluion, Laplace You can hink of he ep funcion u() a any nice mooh funcion which i for < a and for > a, where a i a poiive number which i much maller han any ime cale we care
Topic Astable Circuits. Recall that an astable circuit has two unstable states;
Topic 2.2. Asable Circuis. Learning Objecives: A he end o his opic you will be able o; Recall ha an asable circui has wo unsable saes; Explain he operaion o a circui based on a Schmi inverer, and esimae
Application Note AN Software release of SemiSel version 3.1. New semiconductor available. Temperature ripple at low inverter output frequencies
Applicaion Noe AN-8004 Revision: Issue Dae: Prepared by: 00 2008-05-21 Dr. Arend Winrich Ke y Words: SemiSel, Semiconducor Selecion, Loss Calculaion Sofware release of SemiSel version 3.1 New semiconducor
Network Flows: Introduction & Maximum Flow
CSC 373 - lgorihm Deign, nalyi, and Complexiy Summer 2016 Lalla Mouaadid Nework Flow: Inroducion & Maximum Flow We now urn our aenion o anoher powerful algorihmic echnique: Local Search. In a local earch
Chapter 5: Discontinuous conduction mode. Introduction to Discontinuous Conduction Mode (DCM)
haper 5. The isconinuous onducion Mode 5.. Origin of he disconinuous conducion mode, and mode boundary 5.. Analysis of he conversion raio M(,K) 5.3. Boos converer example 5.4. Summary of resuls and key
Reading. Lecture 28: Single Stage Frequency response. Lecture Outline. Context
Reading Lecure 28: Single Sage Frequency response Prof J. S. Sih Reading: We are discussing he frequency response of single sage aplifiers, which isn reaed in he ex unil afer uli-sae aplifiers (beginning
6.8 Laplace Transform: General Formulas
48 HAP. 6 Laplace Tranform 6.8 Laplace Tranform: General Formula Formula Name, ommen Sec. F() l{ f ()} e f () d f () l {F()} Definiion of Tranform Invere Tranform 6. l{af () bg()} al{f ()} bl{g()} Lineariy
Hall effect. Formulae :- 1) Hall coefficient RH = cm / Coulumb. 2) Magnetic induction BY 2
Page of 6 all effec Aim :- ) To deermine he all coefficien (R ) ) To measure he unknown magneic field (B ) and o compare i wih ha measured by he Gaussmeer (B ). Apparaus :- ) Gauss meer wih probe ) Elecromagne
1 CHAPTER 14 LAPLACE TRANSFORMS
CHAPTER 4 LAPLACE TRANSFORMS 4 nroducion f x) i a funcion of x, where x lie in he range o, hen he funcion p), defined by p) px e x) dx, 4 i called he Laplace ranform of x) However, in hi chaper, where
Fundamentals of Power Electronics Second edition. Robert W. Erickson Dragan Maksimovic University of Colorado, Boulder
Fundamenals of Power Elecronics Second ediion Rober W. Erickson Dragan Maksimovic Universiy of Colorado, Boulder Chaper 1: Inroducion 1.1. Inroducion o power processing 1.2. Some applicaions of power elecronics
Lecture 28: Single Stage Frequency response. Context
Lecure 28: Single Sage Frequency response Prof J. S. Sih Conex In oday s lecure, we will coninue o look a he frequency response of single sage aplifiers, saring wih a ore coplee discussion of he CS aplifier,
6 December 2013 H. T. Hoang - www4.hcmut.edu.vn/~hthoang/ 1
Lecure Noe Fundamenal of Conrol Syem Inrucor: Aoc. Prof. Dr. Huynh Thai Hoang Deparmen of Auomaic Conrol Faculy of Elecrical & Elecronic Engineering Ho Chi Minh Ciy Univeriy of Technology Email: hhoang@hcmu.edu.vn
13.1 Accelerating Objects
13.1 Acceleraing Objec A you learned in Chaper 12, when you are ravelling a a conan peed in a raigh line, you have uniform moion. However, mo objec do no ravel a conan peed in a raigh line o hey do no
Algorithmic Discrete Mathematics 6. Exercise Sheet
Algorihmic Dicree Mahemaic. Exercie Shee Deparmen of Mahemaic SS 0 PD Dr. Ulf Lorenz 7. and 8. Juni 0 Dipl.-Mah. David Meffer Verion of June, 0 Groupwork Exercie G (Heap-Sor) Ue Heap-Sor wih a min-heap
ECE 2100 Circuit Analysis
ECE 1 Circui Analysis Lesson 37 Chaper 8: Second Order Circuis Discuss Exam Daniel M. Liynski, Ph.D. Exam CH 1-4: On Exam 1; Basis for work CH 5: Operaional Amplifiers CH 6: Capaciors and Inducor CH 7-8:
CHAPTER 12 DIRECT CURRENT CIRCUITS
CHAPTER 12 DIRECT CURRENT CIUITS DIRECT CURRENT CIUITS 257 12.1 RESISTORS IN SERIES AND IN PARALLEL When wo resisors are conneced ogeher as shown in Figure 12.1 we said ha hey are conneced in series. As
ES 250 Practice Final Exam
ES 50 Pracice Final Exam. Given ha v 8 V, a Deermine he values of v o : 0 Ω, v o. V 0 Firs, v o 8. V 0 + 0 Nex, 8 40 40 0 40 0 400 400 ib i 0 40 + 40 + 40 40 40 + + ( ) 480 + 5 + 40 + 8 400 400( 0) 000
Notes on cointegration of real interest rates and real exchange rates. ρ (2)
Noe on coinegraion of real inere rae and real exchange rae Charle ngel, Univeriy of Wiconin Le me ar wih he obervaion ha while he lieraure (mo prominenly Meee and Rogoff (988) and dion and Paul (993))
EE100 Lab 3 Experiment Guide: RC Circuits
I. Inroducion EE100 Lab 3 Experimen Guide: A. apaciors A capacior is a passive elecronic componen ha sores energy in he form of an elecrosaic field. The uni of capaciance is he farad (coulomb/vol). Pracical
Chapter 4 DC converter and DC switch
haper 4 D converer and D swich 4.1 Applicaion - Assumpion Applicaion: D swich: Replace mechanic swiches D converer: in racion drives Assumions: Ideal D sources Ideal Power emiconducor Devices 4.2 D swich
Introduction to Congestion Games
Algorihmic Game Theory, Summer 2017 Inroducion o Congeion Game Lecure 1 (5 page) Inrucor: Thoma Keelheim In hi lecure, we ge o know congeion game, which will be our running example for many concep in game
3. Alternating Current
3. Alernaing Curren TOPCS Definiion and nroducion AC Generaor Componens of AC Circuis Series LRC Circuis Power in AC Circuis Transformers & AC Transmission nroducion o AC The elecric power ou of a home
8.1. a) For step response, M input is u ( t) Taking inverse Laplace transform. as α 0. Ideal response, K c. = Kc Mτ D + For ramp response, 8-1
8. a For ep repone, inpu i u, U Y a U α α Y a α α Taking invere Laplae ranform a α e e / α / α A α 0 a δ 0 e / α a δ deal repone, α d Y i Gi U i δ Hene a α 0 a i For ramp repone, inpu i u, U Soluion anual
Graphs III - Network Flow
Graph III - Nework Flow Flow nework eup graph G=(V,E) edge capaciy w(u,v) 0 - if edge doe no exi, hen w(u,v)=0 pecial verice: ource verex ; ink verex - no edge ino and no edge ou of Aume every verex v
( ) ( ) if t = t. It must satisfy the identity. So, bulkiness of the unit impulse (hyper)function is equal to 1. The defining characteristic is
UNIT IMPULSE RESPONSE, UNIT STEP RESPONSE, STABILITY. Uni impulse funcion (Dirac dela funcion, dela funcion) rigorously defined is no sricly a funcion, bu disribuion (or measure), precise reamen requires
EE202 Circuit Theory II , Spring. Dr. Yılmaz KALKAN & Dr. Atilla DÖNÜK
EE202 Circui Theory II 2018 2019, Spring Dr. Yılmaz KALKAN & Dr. Ailla DÖNÜK 1. Basic Conceps (Chaper 1 of Nilsson - 3 Hrs.) Inroducion, Curren and Volage, Power and Energy 2. Basic Laws (Chaper 2&3 of
Randomized Perfect Bipartite Matching
Inenive Algorihm Lecure 24 Randomized Perfec Biparie Maching Lecurer: Daniel A. Spielman April 9, 208 24. Inroducion We explain a randomized algorihm by Ahih Goel, Michael Kapralov and Sanjeev Khanna for
6.01: Introduction to EECS I Lecture 8 March 29, 2011
6.01: Inroducion o EES I Lecure 8 March 29, 2011 6.01: Inroducion o EES I Op-Amps Las Time: The ircui Absracion ircuis represen sysems as connecions of elemens hrough which currens (hrough variables) flow
Physical Limitations of Logic Gates Week 10a
Physical Limiaions of Logic Gaes Week 10a In a compuer we ll have circuis of logic gaes o perform specific funcions Compuer Daapah: Boolean algebraic funcions using binary variables Symbolic represenaion
Introduction to AC Power, RMS RMS. ECE 2210 AC Power p1. Use RMS in power calculations. AC Power P =? DC Power P =. V I = R =. I 2 R. V p.
ECE MS I DC Power P I = Inroducion o AC Power, MS I AC Power P =? A Solp //9, // // correced p4 '4 v( ) = p cos( ω ) v( ) p( ) Couldn' we define an "effecive" volage ha would allow us o use he same relaionships
Greedy. I Divide and Conquer. I Dynamic Programming. I Network Flows. Network Flow. I Previous topics: design techniques
Algorihm Deign Technique CS : Nework Flow Dan Sheldon April, reedy Divide and Conquer Dynamic Programming Nework Flow Comparion Nework Flow Previou opic: deign echnique reedy Divide and Conquer Dynamic
INDEX. Transient analysis 1 Initial Conditions 1
INDEX Secion Page Transien analysis 1 Iniial Condiions 1 Please inform me of your opinion of he relaive emphasis of he review maerial by simply making commens on his page and sending i o me a: Frank Mera
IE1206 Embedded Electronics
E06 Embedded Elecronics Le Le3 Le4 Le Ex Ex P-block Documenaion, Seriecom Pulse sensors,, R, P, serial and parallel K LAB Pulse sensors, Menu program Sar of programing ask Kirchhoffs laws Node analysis
Study of simple inductive-capacitive series circuits using MATLAB software package
ecen Advance in ircui, Syem and Auomaic onrol Sudy of imple inducive-capaciive erie circui uing MAAB ofware package NIUESU IU, PĂSUESU DAGOŞ Faculy of Mechanical and Elecrical Engineering Univeriy of Peroani
Università degli Studi di Roma Tor Vergata Dipartimento di Ingegneria Elettronica. Analogue Electronics. Paolo Colantonio A.A.
Universià degli Sudi di Roma Tor Vergaa Diparimeno di Ingegneria Eleronica Analogue Elecronics Paolo Colanonio A.A. 2015-16 Diode circui analysis The non linearbehaviorofdiodesmakesanalysisdifficul consider
Basic Circuit Elements Professor J R Lucas November 2001
Basic Circui Elemens - J ucas An elecrical circui is an inerconnecion of circui elemens. These circui elemens can be caegorised ino wo ypes, namely acive and passive elemens. Some Definiions/explanaions
IXGH48N60C3D1. GenX3 TM 600V IGBT with Diode V CES = 600V I C110. = 48A V CE(sat) 2.5V t fi(typ) = 38ns. High speed PT IGBT for kHz Switching
GenX3 TM 6V IGBT wih Diode High speed PT IGBT for 4-1kHz Swiching IXGH48N6C3D1 V CES = 6V 11 = 48A V CE(sa) 2.V fi(yp) = 38ns TO-247 Symbol Tes Condiions Maximum Raings V CES = C o C 6 V V CGR = C o C,
Dual Current-Mode Control for Single-Switch Two-Output Switching Power Converters
Dual Curren-Mode Conrol for Single-Swich Two-Oupu Swiching Power Converers S. C. Wong, C. K. Tse and K. C. Tang Deparmen of Elecronic and Informaion Engineering Hong Kong Polyechnic Universiy, Hunghom,
Linear Circuit Elements
1/25/2011 inear ircui Elemens.doc 1/6 inear ircui Elemens Mos microwave devices can be described or modeled in erms of he hree sandard circui elemens: 1. ESISTANE () 2. INDUTANE () 3. APAITANE () For he
Non Linear Op Amp Circuits.
Non Linear Op Amp ircuis. omparaors wih 0 and non zero reference volage. omparaors wih hyseresis. The Schmid Trigger. Window comparaors. The inegraor. Waveform conversion. Sine o ecangular. ecangular o
S G V DS V GS Pulsed Drain Current B -15 Schottky reverse voltage Continuous Forward Current A F I DM V KA
ON473 2V PChannel MOSFET wih Schoky Diode General Descripion The ON473 uses advanced rench echnology o provide excellen R DS(ON) and low gae charge. Schoky diode is provided o faciliae he implemenaion
8. Basic RL and RC Circuits
8. Basic L and C Circuis This chaper deals wih he soluions of he responses of L and C circuis The analysis of C and L circuis leads o a linear differenial equaion This chaper covers he following opics
AC Circuits AC Circuit with only R AC circuit with only L AC circuit with only C AC circuit with LRC phasors Resonance Transformers
A ircuis A ircui wih only A circui wih only A circui wih only A circui wih phasors esonance Transformers Phys 435: hap 31, Pg 1 A ircuis New Topic Phys : hap. 6, Pg Physics Moivaion as ime we discovered
CoolMOS 1) Power MOSFET with Series Schottky Diode and Ultra Fast Antiparallel Diode
IXKF 4N6SCD1 CoolMOS 1) Power MOSFET wih Series Schoky Diode and Ulra Fas niparallel Diode in High olage ISOPLUS i4-pc S = 6 2 = 41 yp. = 6 mω rr = 7 ISOPLUS i4-pc Preliminary daa 1 D S T D F 1 2 E72873
Chapter 5-4 Operational amplifier Department of Mechanical Engineering
MEMS08 Chaper 5-4 Operaional amplifier Deparmen of Mechanical Engineering Insrumenaion amplifier Very high inpu impedance Large common mode rejecion raio (CMRR) Capabiliy o amplify low leel signals Consisen
Voltage/current relationship Stored Energy. RL / RC circuits Steady State / Transient response Natural / Step response
Review Capaciors/Inducors Volage/curren relaionship Sored Energy s Order Circuis RL / RC circuis Seady Sae / Transien response Naural / Sep response EE4 Summer 5: Lecure 5 Insrucor: Ocavian Florescu Lecure
Chapter 4 AC Network Analysis
haper 4 A Nework Analysis Jaesung Jang apaciance Inducance and Inducion Time-Varying Signals Sinusoidal Signals Reference: David K. heng, Field and Wave Elecromagneics. Energy Sorage ircui Elemens Energy
Lab 10: RC, RL, and RLC Circuits
Lab 10: RC, RL, and RLC Circuis In his experimen, we will invesigae he behavior of circuis conaining combinaions of resisors, capaciors, and inducors. We will sudy he way volages and currens change in
The Residual Graph. 12 Augmenting Path Algorithms. Augmenting Path Algorithm. Augmenting Path Algorithm
Augmening Pah Algorihm Greedy-algorihm: ar wih f (e) = everywhere find an - pah wih f (e) < c(e) on every edge augmen flow along he pah repea a long a poible The Reidual Graph From he graph G = (V, E,
( ) = Q 0. ( ) R = R dq. ( t) = I t
ircuis onceps The addiion of a simple capacior o a circui of resisors allows wo relaed phenomena o occur The observaion ha he ime-dependence of a complex waveform is alered by he circui is referred o as
Physics for Scientists & Engineers 2
Direc Curren Physics for Scieniss & Engineers 2 Spring Semeser 2005 Lecure 16 This week we will sudy charges in moion Elecric charge moving from one region o anoher is called elecric curren Curren is all
RC, RL and RLC circuits
Name Dae Time o Complee h m Parner Course/ Secion / Grade RC, RL and RLC circuis Inroducion In his experimen we will invesigae he behavior of circuis conaining combinaions of resisors, capaciors, and inducors.
Question 1 Equivalent Circuits
MAE 40 inear ircuit Fall 2007 Final Intruction ) Thi exam i open book You may ue whatever written material you chooe, including your cla note and textbook You may ue a hand calculator with no communication
Chapter 28 - Circuits
Physics 4B Lecure Noes Chaper 28 - Circuis Problem Se #7 - due: Ch 28 -, 9, 4, 7, 23, 38, 47, 53, 57, 66, 70, 75 Lecure Ouline. Kirchoff's ules 2. esisors in Series 3. esisors in Parallel 4. More Complex
Chapter 9 - The Laplace Transform
Chaper 9 - The Laplace Tranform Selece Soluion. Skech he pole-zero plo an region of convergence (if i exi) for hee ignal. ω [] () 8 (a) x e u = 8 ROC σ ( ) 3 (b) x e co π u ω [] ( ) () (c) x e u e u ROC
Converter - Brake - Inverter Module (CBI3)
MUBW 35-12 8 Converer - Brake - Inverer Module (CBI3) 21 22 D11 D13 D15 1 2 3 7 D7 1 15 T1 D1 T3 D3 T5 D5 18 2 17 5 19 4 D12 D14 D1 23 14 24 T7 11 1 T2 D2 T4 D4 T D 12 13 See ouline drawing for pin arrangemen
NDS356P P-Channel Logic Level Enhancement Mode Field Effect Transistor
March 996 NS356P P-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion These P-Channel logic level enhancemen mode power field effec ransisors are produced using Fairchild's proprieary,
The Residual Graph. 11 Augmenting Path Algorithms. Augmenting Path Algorithm. Augmenting Path Algorithm
Augmening Pah Algorihm Greedy-algorihm: ar wih f (e) = everywhere find an - pah wih f (e) < c(e) on every edge augmen flow along he pah repea a long a poible The Reidual Graph From he graph G = (V, E,
EE Control Systems LECTURE 2
Copyrigh F.L. Lewi 999 All righ reerved EE 434 - Conrol Syem LECTURE REVIEW OF LAPLACE TRANSFORM LAPLACE TRANSFORM The Laplace ranform i very ueful in analyi and deign for yem ha are linear and ime-invarian
Basic Principles of Sinusoidal Oscillators
Basic Principles of Sinusoidal Oscillaors Linear oscillaor Linear region of circui : linear oscillaion Nonlinear region of circui : ampliudes sabilizaion Barkhausen crierion X S Amplifier A X O X f Frequency-selecive
Chapter 6 MOSFET in the On-state
Chaper 6 MOSFET in he On-sae The MOSFET (MOS Field-Effec Transisor) is he building block of Gb memory chips, GHz microprocessors, analog, and RF circuis. Mach he following MOSFET characerisics wih heir
Frequency Response. We now know how to analyze and design ccts via s- domain methods which yield dynamical information
Frequency Repone We now now how o analyze and deign cc via - domain mehod which yield dynamical informaion Zero-ae repone Zero-inpu repone Naural repone Forced repone The repone are decribed by he exponenial
Outline. Chapter 2: DC & Transient Response. Introduction to CMOS VLSI. DC Response. Transient Response Delay Estimation
Inroducion o CMOS VLSI Design Chaper : DC & Transien Response David Harris, 004 Updaed by Li Chen, 010 Ouline DC Response Logic Levels and Noise Margins Transien Response Delay Esimaion Slide 1 Aciviy
Algorithm Design and Analysis
Algorihm Deign and Analyi LECTURE 0 Nework Flow Applicaion Biparie maching Edge-dijoin pah Adam Smih 0//0 A. Smih; baed on lide by E. Demaine, C. Leieron, S. Rakhodnikova, K. Wayne La ime: Ford-Fulkeron
Linear Response Theory: The connection between QFT and experiments
Phys540.nb 39 3 Linear Response Theory: The connecion beween QFT and experimens 3.1. Basic conceps and ideas Q: How do we measure he conduciviy of a meal? A: we firs inroduce a weak elecric field E, and