10MAT31 ENGINEERING MATHEMATICS III

Size: px
Start display at page:

Download "10MAT31 ENGINEERING MATHEMATICS III"

Transcription

1 10MAT31 ENGINEERING MATHEMATICS III PAGE 1

2 SYLLABUS Sub Code :10MAT31 I A Marks: 5 Hours / Week: 4 Exam Marks: 100 Total Hours: 5 Exam Hours: 03 PART A UNIT I FOURIER SERIES Periodic functions, conditions for Fourier series expansions, Fourier series expansion of continuous functions and functions having infinite number of discontinuities, even and odd functions. Half range series,practical harmonic analysis. 07 hrs. UNIT II FOURIER TRANSFORMS Finite and Infinite fourier transforms, fourier sine and cosine transforms, properties, Inverse transforms. 06 hrs. UNIT III PARTIAL DIFFERENTIAL EQUATIONS Formation of PDE- by elimination of arbitrary constants and arbitrary functions, solution of non homogeneous P.D.E by direct integration, Solution of homogeneous PDE involving derivative with respective to one independent variable only.(both types with given set of conditions) Method of separation of variables. (First and second order equations) Solution of Lagrange s linear P.D.E of the type Pp +Qq = R. 06 hrs. APPLICATIONS OF P.D.E UNIT IV Derivation of one-dimensional wave and heat equations. Various possible solutions of these by the method of separation of variables. D Alembert s solution of wave equation. Two dimensional Lap lace s equation various possible solutions. Solution of all these equations with specified boundary conditions. (Boundary value problems). 07 hrs. PART B Unit v NUMERICAL METHODS Roots of transcendental equation using Newton-Rapson and Regula Falsi method.solutions of linear simultaneous equations - Gauss elimination, Gauss jordon methods, Gauss-Seidel iterative methods. Definition of Eigen values and Eigen vectors of a square matrix. Computation of largest Eigen value and the corresponding Eigen vector by Rayleigh s power method. 06 hrs. PAGE

3 Unit VI Finite differences (Forward and Backward differences) Interpolation, Newton s forward and backward interpolation formulae. Divided differences Newton s divided difference formula. Lagrange s interpolation and inverse interpolation formulae. Numerical Integration Simpson s one third and three eighth s rule, Weddle s rule. (All formulae/ rules without proof). 7 Hrs Unit VII CALCULUS OF VARIATIONS: Variation of a function and a functional, Extremal of a functional, Variational problems, Euler s equations, standard variational problems including Geodesics,minimal surface of revolution, Hanging chain and Brachitochrone problems. 6 hrs Difference Equations and Z-transforms Unit VIII Difference equations Basic definitions, Z-transforms Definition, Standard Z-transforms, Linearity property, Damping rule, Shifting rule. Initial value theorem, Final value theorem, Inverse Z-transforms. Application of Z-transforms to solve difference equations. 06 Hrs. TEXT BOOKS: Higher Engg. Mathematics (36 th Delhi. edition-00) by Dr. B.S.Grewel, Kanna publishers, New Reference Books: 1. Higher Engineering Mathematics by B.V. Ramana (Tata-Macgraw Hill).. Advanced Modern Engineering Mathematics by Glyn James Pearson Education. PAGE 3

4 LESSON PLAN Hours / Week: 04 I.A. Marks: 5 Total Hours: 50 HOUR NO TOPIC TO BE COVERED FOURIER SERIES, 1 Even and odd functions, properties, sectional continuity, periodic functions Dirichlets conditions, fourier series examples. 3 Half range series examples 4 Complex form of Fourier series 5 Problems 6 Practical Harmonic Analysis Examples 7 Problems FOURIER TRANSFORMS: 8 Finite Fourier transforms Examples 9 Infinite Fourier transforms properties and Examples 10 Fourier Sine and Cosine transforms Examples 11 Invers Fourier Sine and Cosine transforms Examples 1 Convolution Theorem (without proof) Examples 13 Parseval s Identities (without proof)-examples PARTIAL DIFFERENTIAL EQUATIONS: 14 Formation of PDE -Examples 15 Solutions of non homogeneous PDE by direct integration-examples 16 Solutions of homogeneous PDE involving the derivatives 17 Method of separation of variables-examples 18 Examples 19 Solution of Lagrange s linear PDE of the type Pp+Qq=R -Examples APPICATIONS OF PDE 0 Derivations of One-dimensional heat and wave equation -Examples 1 Various possible solutions by method of separation of variables D Alemberts solution of wave equation 3 Two dimensional Lap lace s equation-examples 4 Various possible solutions 5 Solutions boundary value problems 6 Problems NUMERICAL METHODS 7 Numerical solutions of algebraic and transcendental equations: Newton- Raphson method - examples 8 Regula-Falsi method -examples 9 Solutions of linear simultaneous equations: Gauss elimination method 30 Gauss Jordon method - examples 31 Gauss- Seidal iterative method 3 Definition of Eigen values and eigen vectors of square matrix problems 33. Largest eigen value and eiggen vector Rayleigh power method 34 Finite differences interpolation : Forward and 35 Backward Interpolation- examples 36 Divided Differences- Newton s divided difference formula PAGE 4

5 37 Lagrange s Interpolation and Inverse Interpolation 38 Numerical Differentiation using Forward and Backward formulae Examples 39 Numerical Integration-Simpson s one third and three eighth ruleexamples 40 Numerical Integration-Weddle s rule CALCULUS OF VARIATION: 41 Variation of function and functional,extremal of functioal 4 Variational problems 43 Euler s eqation - Problems 44 Standard variational problems including Geodesics 45 Minimal surface of revolution problems 46 Hanging chain and Brachitochrone problem DIFFERENCE EQUATIONS AND Z TRANSFORMS 47 Difference equations-basic definitions 48 Z-transforms-Definition, standard Z-transforms 49 Linearity property, Damping rule 50 Shifting rule, Initial value and Final value theorem 51 Inverse Z-transforms 5 Application of Z- Transforms to solve differential equations. PAGE 5

6 QUESTION BANK PART-A UNIT I FOURIER SERIES Obtain the Fourier expansion of the following functions over the indicated interval. a) f(x) = 0, -π<x<0 x, 0<x<π b) f(x) = xcosx over (-π π) c) f(x) = sinax, a is not an integer over (-π π) d) f(x) = 0, -π<x<0 x, 0<x<π and hence deduce π /8 = Σ1/(n-1) e) f(x) = 0, -π<x<0 Sinx, 0<x<π deduce (π-)/4 =1/(1.3)-1/(3.5)+1/(5.7) and hence f) f(x) = 1+Sinx over (-1 1) g) f(x) = 1+x, -3<x<0 1-x, 0<x<3 over (-3 3) i) f(x) = x Cosx over ( 0 π ) h) f(x) = x-x over (-l l ) j) f(x) = (1-Cosx) over ( 0 π ) and hence prove that Σ 1/(4n -1) = 1/ k) f(x) = x-x over (0 3) l) f(x) = Sin(x/), 0<x<π --Sin(x/), π<x<π 1. Obtain the half-range cosine series for the following functions over the given intervals i) f(x) = x Sinx over (0 π) ii) f(x) = Cosx, 0<x<π/ 0, π/<x<π iii) f(x) = x over (0 π) iv) f(x) = Sin(mπ/l ) x, where m is positive integer, over (0 l ) v) f(x) = e x over ( 0 1 ) vi) f(x) = x-x in (0 π) PAGE 6

7 . Obtain the half-range sine series for the following functions over the given intervals i) f(x) = x, 0<x<π/ π -x, π/<x<π ii) f(x) = x (π x ) over (0 π ) iii) f(x) = e x over ( 0 1 ) iv) f(x) = Sin(mπ/l ) x, where m is positive integer, over (0 l ) v) f(x) = ( lx x ) over (0 l ) 3. Find the first and second harmonics for the function f(θ) defined by the following table θ 0 π/3 π/3 π 4π/3 5π/3 π f(θ) Find the Fourier series to represent y up to the second harmonic from the following data. X Y Find the constant term and first three coefficients in the Fourier cosine series for the function f(x) described by the following Table. x f(x) Obtain the Complex(exponential) Fourier series for the following functions over the given intervals i) f(x) = Cosax over ( -π π) ii) f(x) = e ax over ( -l l ) iii) f(x) = k for 0<x<l -k for l<x<l iv) f(x) = ax + bx over ( -π π) UNIT-II FOURIER TRANSFORMS 8. Find the Fourier Transformof x, f(x) = 0, x x < a > a 9. Find the Fourier Transformof 1, f(x) = 0, x x < a > a 10. Find the Fourier Transform of 1, f(x) = 0, x x < a > a PAGE 7

8 and hence evaluate i) sin sa cossx ds s sin s ii) s Find the Fourier sine and cosine Transform of x e -ax 1. State and prove the Modulation Theorem for the Fourier transforms. 13. Find the Fourier cosine transform of e -x 14. Find the Fourier sine transform of x / (1+x ) 15. Find the Fourier cosine transform of 1/(1+x ) 16. Find f(x) if its Fourier cosine transform is 1 / (1+s ) 17. Find the Fourier transform of e - x 13. Find the Sine transform of e -ax /x 1 x 14. Find the Fourier transform of f(x) = and hence evaluate Find f(x) if 0 xcosx - sinx x cos dx x its Fourier sine transform is -as e s x < 1 x > 1 UNIT-III PARTIAL DIFFERENTIAL EQUATIONS 1. form the P.D.E. by eliminating the arbitrary constants for the following: a)z=ax+by+ab b) z=(x-a) +(y-b). Form the P.D.E. by eliminating the arbitrary functuions for the following: 3. Solve: a)xyz=f(x+y+z) b)z=f(x)+e y g(x) a) ptanx+qtany = tanz b) yzp+zxq=xy c) x (y-z)p+y (z-x)q=z (x-y) PAGE 8

9 4. Solve the following non-linear equations: a) p 3 -q 3 =0 b) p=logq c) xp+yq=1 by using x=e u, y=e v d) p =qz e) z(p -q )=1 f) p -q =x-y g) p/x+q/y=x+y 5. Obtain the complete solution and singular solution of the equation z=px+qy+p +q. 6. Solve z=pxlogx+qylogy-pqxy by using x=e u,y=e v find also the singular solution. 7. Solve the following P.D.E. by the method of separation of variables: u u a) x + y = 0 x y u u u b) 4 + x x y = 0 8. Solve the following non-homogeneous P.D.E. by the method of direct integration: u a ) = x + y x 3 z b) + xy + sin( x 3y) = 0 x y CHAPTER-I NUMERICAL ALGORITHAMS 1. Using the bisection method find the approximate root of the following equations. i) x 3-5x+1=0 ii) x 3-4x-9=0 in (.5 3) iii) xlog 10 X=1. in ( 3) iv) e x -x-=0 v) x+logx=5 vi) cosx-1.3x=0 in (0 1). Using the Regula-Falsi method find the approximate root of the following equations (correct to three decimal places) i) xe x =3 in (1 1.5) ii) x -logx=7 iii) x 3 -sinx+1=0 in (- -1) iv) x 3 -x-5=0 v) Cosx=3x-1 in ( ) 3. By using Regula Falsi method find the approximate value of 3. PAGE 9

10 4. Using the Newton Raphson method find the approximate root of the following equations (correct to three decimal places) i) x 3-8x-4 = 0 ii) cosx = xe x near 0.5 iii) logx-x+3 = 0 near 0.1 iv) x 3 -x-1 = 0 v) xtanx = 0.5 near 0.6 vi) x +x = cosx near Evaluate the following by using Newton- Raphson method i) 5 ii) 41 iii) (1) 1/3 iv) 1/ Solve the following using Gauss Elimination method i) x+y-z = 3, 3x-y+z = 1, x-y+3z = ii) 5x+3y+7z = 5, 3x+10y+z = 9, 7x+y+10z = 5 iii) 10x+y+z = 9, x+0y-z = -44, -x+3y+10z = iv) 4x-y+6z = 8, x+y-3z = -1, 15x-3y+9z = 1 7. Solve the following systems of equations by using the Gauss-Jordan method i) 10x+y+z = 1, x+10y+z = 1, x+y+10z = 1 ii) x+y+z = 9, x-3y+4z = 13, 3x+4y+5z = 40 iii) x-y+3z =, 3x-y+4z = 4, x+y-z = 5 iv) x 1 +x +5x 3 +x 4 = 5, x 1 +x -3x 3-4x 4 = -1, 3x 1 +6x -x 3 +x 4 = 8, x 1 +x +x 3-3x 4 = 8. Employ the Crout s method (LU- decomposition method) to solve the following equations i) x+y+z = 3, x+y+3z = 6, x+y+4z = 6 ii) 10x+y+z = 13, 3x+10y+z = 14, x+3y+10z = 15 iii) x+y+z = 3, x-y+3z = 16, 3x+y-z = -3 iv) x+3y+z = 9, x+y+3z = 6, 3x+y+z = 8 9. Using the Gauss- Seidal method solve the following equations. i) 10x+y+z = 1, x+10y+z = 1, x+y+10z = 1 ii) 0x+y-z = 17, 3x+0y-z = -18, x-3y+0z = 5 iii) 5x+y+z = 1, x+4y+z = 15, x+y+5z = 0 iv) 83x+11y-4z = 95,7x+5y+13z = 104, 3x+8y+9z = Given that y / = 1-xy, y(0)= 0, find an approximate value y at x = 0.6 by Euler s method with step length h = Given that y / = -xy, y(0)= 1, find an approximate value y(0.4) by Euler s method with step length h = Given that y / = 1+(y/x), y(1)=, find an approximate value y at x = 1.4 by Euler s method with step length h = Using modified Euler s method, solve the initial-value problem y / = x-y, y(0) = 1 at x = 0.. Take step length h = 0.1 PAGE 10

11 14. Using modified Euler s method, solve the initial-value problem y / = x + y, y(0) = 1 at x = 0.. Take step length h = Using the fourth order Runge-Kutta method, find the solution of the problem y / =x-y, y(1) = 3 at the point Using the fourth order Runge-Kutta method, find the solution of the problem y / =3e x +y, y(0) = 0 at the point x= By employing Runge-Kutta method of order four, solve the differential equation y / = 1+y, y(0) = 0 to find y(0.) and y(0.4). 18. Solve the initial value problem y/ = xy1/3, y(1) = 1 at x = 1.1 by using the Runge-Kutta method. 19. Define the Z-transform and Prove the following i) Z T (k n )=z/(z-k) ii) Z T (n k )= -z d/dz Z T (n k-1 ) iii) Z T (u n+1 )=z(u(z)-u 0 ) 0. Obtain the z-transform of coshnθ and cosnθ 1. Solve the system u 3 u = 6xy + z, x y = 3x. Solve the wave equation u u = c t x underthecondition u z, = 3xz z y u u(0, t) = 0, u( l, t) = 0 = 0, u( x,0) = f ( x) t t = 0 where f(x) are given below: a) λx(l-x) b) sin(3πx/l)cos(3πx/l) 3. Solve the wave equation u tt =4u xx given that the string of length π is initially at rest and the initial deflection f(x) are below: a) sin(x/)cos(x/)cos(x/) + sin(3x/)cos(3x/) b) 4sin 3 x c) x(π-x) in 0 x π 4. A tightly stretched string of length πfastened at both endsis set into vibration by pulling the mid point to distance h and releasing it from rest. Find the expression for the displacement at any subsequent time t. 5. A string of length l is initially at rest the motion of the string is started by displacing the string into form x(l-x) then released from rest. Find the displacement at any time. 6. A string of length 1 is fixed tightly between two points x=0 and x=1. The points x=1/3and x=/3 are pulled to one side through a small distance k and let go. Find the motion. PAGE 11

12 LINEAR ALGEBRA 1. Find the ranks of the following matrices by elementary row transformations. a) Find the ranks of the following matrices by reducing it to the normal form a) Test for consistency and solve the following system of equations. a) x + y + z = 9 x + 5y + 7z = 5 x + y z = 0 b) 4x y + 6z = 8 x + y 3z = x - 3y + 9z = 1 c) x + 6y + 11 = 0 6x + 0y 6z + 3 = 0 6y 18z + 1 = 0 4. Find the values of λ and µ such that the following system of equations, x + 3y + 5z = 9, 7x + 3y z = 8, x + 3y + λz = µ d) Unique solution b) Many solution c) No solution. 5. Find all eigen values and the corresponding eigen vectors for the following matrices. 3 1 a) b) For the following matrices verify Cayley Hamilton theorem and also compute the inverse a) PAGE 1

13 3 4 b) Use Rayleigh s power method to determine the largest eigen value and the corresponding eigen vector of the following matrices. a) b) Solve the following using Gauss Elimination method e) x+y-z = 3, 3x-y+z = 1, x-y+3z = f) 5x+3y+7z = 5, 3x+10y+z = 9, 7x+y+10z = 5 g) 10x+y+z = 9, x+0y-z = -44, -x+3y+10z = h) 4x-y+6z = 8, x+y-3z = -1, 15x-3y+9z = 1 9. Solve the following systems of equations by using the Gauss-Jordan method i) 10x+y+z = 1, x+10y+z = 1, x+y+10z = 1 j) x+y+z = 9, x-3y+4z = 13, 3x+4y+5z = 40 k) x-y+3z =, 3x-y+4z = 4, x+y-z = 5 l) x 1 +x +5x 3 +x 4 = 5, x 1 +x -3x 3-4x 4 = -1, 3x 1 +6x -x 3 +x 4 = 8, x 1 +x +x 3-3x 4 = 10. Employ the Crout s method (LU- decomposition method) to solve the following equations m) x+y+z = 3, x+y+3z = 6, x+y+4z = 6 n) 10x+y+z = 13, 3x+10y+z = 14, x+3y+10z = 15 o) x+y+z = 3, x-y+3z = 16, 3x+y-z = -3 p) x+3y+z = 9, x+y+3z = 6, 3x+y+z = Using the Gauss- Seidal method solve the following equations. q) 10x+y+z = 1, x+10y+z = 1, x+y+10z = 1 r) 0x+y-z = 17, 3x+0y-z = -18, x-3y+0z = 5 s) 5x+y+z = 1, x+4y+z = 15, x+y+5z = 0 t) 83x+11y-4z = 95,7x+5y+13z = 104, 3x+8y+9z = 71 Calculus of variation; 1. Define the following: a) Variation of a function b) Extremal of a function. c) Variational problem. Derive the Euler s equation. 3. Find the extremal of functional I 1 = 0 y [3x{( y') subjecttotheconditions y(0) = 0, y(1) = 3 1} + y( y') ] dx, y 0, PAGE 13

14 4. Find the extremals of the following functions: a) b) c) x x1 x x1 x x1 ( x + y + y' {( y') 1+ y ( y') + yy' 16y } dx dx ) dx 5. Show that the general solution of the Euler s equation for the functional x 1 1 x 0 y 1+ y ' dxis( x AA) 6. Show that an extremal of x f ( y) 1+ ( y' x 1 ) + y = B. dx Where y has fixed values at x=x 1, x is equal dy A{ f ( y) = x B 1 where A and B are constants. 7. Show that an extremal of x ( y' ) dx x 1 y can be expressed in the form y=ae Bx 8. Find the extremal of the functional 1 = + I ( x y ) dx 0 under the conditions y(0)=0, y(1)=0 and subject to the constraint 1 y dx = Find the extremal value of x x 1 ( y') x x 1 dx under the conditions y(x 1 )=y 1,y(x )=y and subject to the constraints y dx = a, a constant. 10. Find the plane curve of length l joining the points(x 1,y 1 )and (x, y ) which,when rotated about the x axis,will give minimum area. 11. Of all closed plane curves enclosing a given area A,show that the circle is the one which has minimum length. PAGE 14

15 1. Find the extremal of π / a) I = 0 {( y' ') y + x } dx. y(0) = 1, y( π / ) = 0, y'(0) = 0, y' ( π / ) = 1. PAGE 15

16 10ES3 ANALOG ELECTRONIC CIRCUITS PAGE 16

17 SYLLABUS Sub Code: 10ES3 I A Marks: 5 Hours / Week: 04 Exam Hours: 03 Total Hours: 5 Exam Marks: 100 PART A UNIT 1: Diode Circuits: Diode Resistance, Diode equivalent circuits, Transition and diffusion capacitance, Reverse recovery time, Load line analysis, Rectifiers, Clippers and clampers. (Chapter 1.6 to 1.14,.1 to.9) 06 Hours UNIT : Transistor Biasing: Operating point, Fixed bias circuits, Emitter stabilized biased circuits, Voltage divider biased, DC bias with voltage feedback, Miscellaneous bias configurations, Design operations, Transistor switching networks, PNP transistors, Bias stabilization. (Chapter 4.1 to 4.1) 07 Hours UNIT 3: Transistor at Low Frequencies: BJT transistor modeling, Hybrid equivalent model, CE Fixed bias configuration, Voltage divider bias, Emitter follower, CB configuration, Collector feedback configuration, Hybrid equivalent model. (Chapter 5.1 to 5.3, 5.5 to 5.17) 07 Hours UNIT 4: Transistor Frequency Response: General frequency considerations, low frequency response, Miller effect capacitance, High frequency response, multistage frequency effects. (Chapter 9.1 to 9.5, 9.6, 9.8, 9.9) 06 Hours PART B UNIT 5: (a) General Amplifiers: Cascade connections, Cascode connections, Darlington connections. (Chapter 5.19 to 5.7) 03Hours (b) Feedback Amplifier: Feedback concept, Feedback connections type, Practical feedback circuits. (Chapter 14.1 to 14.4) 03 Hours UNIT 6: Power Amplifiers: Definitions and amplifier types, series fed class A amplifier, Transformer coupled Class A amplifiers, Class B amplifier operations, Class B amplifier circuits, Amplifier distortions. (Chapter 1.1 to 1.9) 07 Hours UNIT 7: Oscillators: Oscillator operation, Phase shift Oscillator, Wienbridge Oscillator, Tuned Oscillator circuits, Crystal Oscillator. (Chapter 14.5 to 14.11) (BJT version only) 06 Hours UNIT 8: FET Amplifiers: FET small signal model, Biasing of FET, Common drain common gate configurations, MOSFETs, FET amplifier networks. (Chapter 8.1 to 8.13) 07 Hours TEXT BOOK: 1. Robert L. Boylestad and Louis Nashelsky, Electronic Devices and Circuit Theory, PHI. 9TH Edition. REFERENCE BOOKS: 1. Jacob Millman & Christos C. Halkias, Integrated Electronics, Tata - McGraw Hill, 1991 Edition. David A. Bell, Electronic Devices and Circuits, PHI, 4th Edition, 004 Question Paper Pattern: Student should answer FIVE full questions out of 8 questions to be set each carrying 0 marks, selecting at least TWO questions from each part. PAGE 17

18 LESSON PLAN IA Marks:5 Hours / Week: 4 Total Hours:5 Hours Topics to be Covered Chapter 1 - Diode Circuits 01 Diffusion Capacitance, Diffusion Capacitance for an arbitrary input 0 Diode circuits, Diode as an element, the dynamic characteristics, transfer characteristics. 03 The load line concept, the piecewise linear diode model, A simple application. 04 The break region, Analysis of diode circuits using piecewise linear model, clipping circuits, Additional clipping circuits. 05 Clipping at two independent levels, catching or clamping diodes, Comparators. 06 Rectifiers, Half wave rectifier, diode voltage, The AC voltage & Current, Regulation, Thevinen s theorem, Full wave rectifier, Peak inverse voltage. 07 Other full wave circuits, Bridge rectifier, Rectifier meters, and Capacitor filters. 08 Capacitor filters, Diode conductivity, diode not conductivity, Approximate analysis, Additional diode circuits. Chapter - Transistor Biasing 09 The operating point, capacitive coupling, static & dynamic load lines, Fixed bias circuits, Bias stability, Thermal stability. 10 Self bias or emitter bias, stabilization against variations in Ico,VBE & Beta. General remarks on collector current stability, Practical considerations, Bias 11 compensation, Diode compensation, Basic technologies for linear integrated circuits. Chapter 3 Transistor at Low Frequencies 1 Graphical analysis of CE configuration, the waveforms. 13 Two port devices & Hybrid model. 14 Transistor hybrid model, The h-parameters, Hybrid parameter variations. 15 Analysis of a transistor amplifier circuits using h-parameters, Current gain, input 16 impedance, voltage gain. Voltage amplification taking into account source resistance, output admittance, Summary. 17 The emitter follower. 18 Miller s Theorem 19 Miller s Theorem Dual Chapter 4 Transistor at High Frequencies 0 Hybrid - PI, Common emitter transistor model, Discussion of circuit components, Hybrid Pi parameters values. 1 Hybrid Pi conductances, The feedback conductances, The base spreading resistance, Summary. The Hybrid Pi capacitances, The diffusion capacitance. 3 Chapter 5 Multistage Amplifiers Classification of amplifiers Class A, Class B, Class AB, Class C, Amplifier applications, Distortion in amplifiers. 4 Frequency response of an amplifier, Fidelity considerations 5 Low frequency response, High frequency response. 6 The RC coupled amplifier. PAGE 18

19 Hours Topics to be Covered Chapter 6 Feed back Amplifiers 7 Classification of amplifiers Voltage amplifiers, Current amplifiers, Transconductance amplifiers, Transresistance amplifiers. 8 The feedback concept, Comparision of mixer networks, Transfer ratio, or gain, Advantages of negative feedback. 9 The transistor gain with feedback, Loop gain, Fundamental assumption. 30 General characteristics of negative feedback amplifiers, desensitivity, transfer amplification, Non linear distortion, Frequency distortion, Reduction of noise. 31 Input resistance, Voltage series feedback, Current series feedback, Voltage shunt feedback 3 Output resistance, Voltage series feedback, Current series feedback. Chapter 7 Power Amplifiers 33 Class A large signal amplifier, Second harmonic distortion. 34 Higher harmonic generation, Power output. 35 The transformer coupled audio power amplifier, Maximum power output. 36 Efficiency, Conversion efficiency, Maximum value efficiency. 37 Push pull amplifier, Advantages of push pull system, 38 Class B amplifiers, Power consideration, distortion, Special circuit. Chapter 8 Operational Amplifiers 39 Basic operational amplifier, Ideal operational amplifier, practical invertiong operational amplifiers, Non-inverting amplifier. 40 Differential amplifier, Common mode rejection ratio. Offset error voltages & currents, Input bias current, Input offset current, Input 41 offset current drift, Input offset voltage, Input offset voltage drift, Output offset 4 voltage, Power supply rejection ratio, Slew rate, Universal balancing techniques. Measurement of operational amplifiers parameters, open loop differential voltage gain, output resistance, Differential input resistance, Input bias current, CMRR, Slew rate. Chapter 8 Applications of Operational Amplifiers 43 Instrumentation amplifiers 44 Active filters ( First order ) 45 Comparators, Schmitt trigger, ADC, DAC 46 Clippers, Clampers, Absolute value output circuit. 47 Peak detection, Sample & hold circuits, Voltage regulation. Chapter Timer 48 The 555 Timer, The 555 Timer as a Monostable Multivibrator. 49 Monostable operation, Monostable Multivibrator applications, The 555 as an Astable Multivibrator. 50 Astable operation, Astable Multivibrator applications. 51 Square wave generator 5 Free running ramp generator. PAGE 19

20 10ES33 LOGIC DESIGN PAGE 0

21 SYLLABUS Sub Code: 10ES33 I A Marks: 5 Hours / Week: 04 Exam Hours: 03 Total Hours: 5 Exam Marks: 100 Part A Unit 1: Principles of combinational logic-1: Definition of combinational logic, Canonical forms, Generation of switching equations from truth tables, Karnaugh maps-3, 4 and 5 variables, Incompletely specified functions (Don t Care terms), Simplifying Max term equations. [(Text book 1) 3.1, 3., 3.3, 3.4] 7 Hours Unit : Principles of combinational Logic-: Quine-McCluskey minimization technique- Quine- McCluskey using don t care terms, Reduced Prime Implicant Tables, Map entered variables [(Text book 1) 3.5, 3.6] 7 Hours Unit 3: Analysis and design of combinational logic - I: General approach, Decoders-BCD decoders, Encoders. [(Text book 1) 4.1, 4.3, 4.4] 6 Hours Unit 4: Analysis and design of combinational logic - II: Digital multiplexers-using multiplexers as Boolean function generators. Adders and subtractors - Cascading full adders, Look ahead carry, Binary comparators. [(Text book 1) 4.5, , 4.6., 4.7] 6 Hours Part B Unit 5: Sequential Circuits 1: Basic Bistable Element, Latches, SR Latch, Application of SR Latch, A Switch Debouncer, The R S Latch, The gated SR Latch, The gated D Latch, The Master-Slave Flip-Flops (Pulse-Triggered Flip-Flops): The Master-Slave SR Flip-Flops, The Master-Slave JK Flip- Flop, Edge Triggered Flip-Flop: The Positive Edge-Triggered D Flip-Flop, Negative-Edge Triggered D Flip-Flop. [(Text book ) 6.1, 6., 6.4, 6.5] 7 Hours Unit 6: Sequential Circuits : Characteristic Equations, Registers, Counters - Binary Ripple Counters, Synchronous Binary counters, Counters based on Shift Registers, Design of a Synchronous counters, Design of a Synchronous Mod-6 Counter using clocked JK Flip-Flops Design of a Synchronous Mod-6 Counter using clocked D, T, or SR Flip-Flops [(Text book ) 6.6, 6.7, 6.8, and 6.9.] 7 Hours Unit 7: Sequential Design - I: Introduction, Mealy and Moore Models, State Machine Notation, Synchronous Sequential Circuit Analysis, [(Text book 1) 6.1, 6., 6.3] 6 Hours Unit 8: Sequential Design - II: Construction of state Diagrams, Counter Design [(Text book 1) 6.4, 6.5] 6 Hours PAGE 1

22 Text books: 1. John M Yarbrough, Digital Logic Applications and Design, Thomson Learning, Donald D Givone, Digital Principles and Design, Tata McGraw Hill Edition, 00. Reference Books: 1. Charles H Roth, Jr; Fundamentals of logic design, Thomson Learning, Mono and Kim, Logic and computer design Fundamentals, Pearson, Second edition, 001. Coverage of the Text Books: Unit 1: (Text book 1) 3.1, 3., 3.3, 3.4 Unit : (Text book 1) 3.5, 3.6 Unit 3: (Text book 1) 4.1, 4.3, 4.4 Unit 4: [(Text book 1) 4.5, , 4.6., 4.7 Unit 5: (Text book ) 6.1, 6., 6.4, 6.5 Unit 6: (Text book ) 6.6, 6.7, 6.8, and 6.9. Unit 7: (Text book 1) 6.1, 6., 6.3 Unit 8: (Text book 1) 6.4, 6.5 PAGE

23 LESSON PLAN IA Marks:5 Hours / Week: 4 Total Hours:5 Hours Topic to be covered Chapter 1 - Boolean Algebra & Combinational Networks 01 Principle of duality and Boolean theorems postulates. 0 Boolean formulas and functions Canonical midterms notation with examples. 03 Canonical Maxterms - notation with examples 04 Equation, complementation, Expansion, simplification and conversions. 05 Basic logic gates and combinational networks 06 Synthesis of combinational networks. 07 Logic design incomplete Boolean functions and don t care conditions. 08 Other Boolean operations and universal gates XOR & XNOR functions 09 Realization using NAND & NOR Chapter Simplification of Boolean Expressions 10 Simplification of Boolean expressions. 11 Simplification of M and m terms. 1 Prime implicantes and irredundant disjunctive/conjunctive expressions, allimportant and terms definitions. 13 Karnaugh maps One and two Variable maps Problems. 14 Three and four variable maps and Problems. 15 SOP & POS representation on K-map. 16 Using K-maps obtain minimal expression for complete Boolean functions. 17 Minimal expression for incomplete Boolean functions. 18 Queen Mc. Cluskey`s method and Patrick`s method. 19 VEM & Multiple output reduction Chapter 3 Logic levels and Families 0 Logic levels and switching times propagation delay, fan in fan out definitions. 1 Fan out egs. Logic cascades. TTL wired logic, Totem pole operation 3 TTL Three state output: Schottkey TTL Operation. 4 MOSFET, n-channel enhancement & n-channel depletion MOSFET. 5 P-channel MOSFET - Symbols and MOSFET s as a resistor. 6 NMOS Inverter, NMOS, NOR and NAND gate. 7 P MOS Logic performance CMOS Inverter 8 CMOS NAND Gate performance, Comparison of all logic families Chapter 4 Logic Design with MSI Components & Programmable Logic Devices 9 Binary adder and subtractor, Binary Subtractor 30 Carry look ahead adder 31 Decimal adder 3 Comparators 33 Decoders FUNCTION, LOGIC DESIGHN & APPLICATION 34 Decoders with enable input function and application 35 Encoders, Multiplexer functions, Multiplexer logic design and applications 36 PLDs, PROMs 37 PLA & PAL devices PAGE 3

24 Hours Topic to be covered Chapter 5 Flip flops & Simple flip flop Applications 38 SR Latch, Application of SR Latch, a swith debouncer with transition tables 39 Gated SR Latch : D Latch with transition tables 40 Master slave flip flop SR & JK 41 Edge triggered flip-flop Positive edge triggered DFF and negative edge triggered DFF 4 Characteristic equations D, T, RS, JK 43 Binary ripple counter, Up-Down Counter 44 Counters based on shift registers 45 Design of synchronous Mod 6 Counter using JK FF, Clocked D, T, SR. 46 Shift registers and applications Chapter 6 Synchronous sequential networks 47 Definition, Structure and operation of sequential synchronous networks. 48 Analysis of clocked synchronous sequential networks. 49 Excitation and output expressions. 50 Transition equation and excitation equation tables 51 State diagram & state table. 5 State reduction and state assignment, designs, network terminal behavior. PAGE 4

25 10ES 34 NETWORK ANALYSIS PAGE 5

26 SYLLABUS Sub Code: 10ES 34 I A Marks: 5 Hours / Week: 04 Exam Hours: 03 Total Hours: 5 Exam Marks: 100 PART A UNIT 1: Basic Concepts: Practical sources, Source transformations, Network reduction using Star Delta transformation, Loop and node analysis With linearly dependent and independent sources for DC and AC networks, Concepts of super node and super mesh 07 Hours UNIT : Network Topology: Graph of a network, Concept of tree and co-tree, incidence matrix, tie -set, tie-set and cut-set schedules, Formulation of equilibrium equations in matrix form, Solution of resistive networks, Principle of duality. 07 Hours UNIT 3: Network Theorems 1: Superposition, Reciprocity and Millman s theorems UNIT 4: Network Theorems - II: Thevinin s and Norton s theorems; Maximum Power transfer theorem 06 Hours 06 Hours PART B UNIT 5: Resonant Circuits: Series and parallel resonance, frequency response of series and Parallel circuits, Q factor, Bandwidth. 06Hours UNIT 6: Transient behavior and initial conditions: Behavior of circuit elements under switching condition and their Representation, evaluation of initial and final conditions in RL, RC and RLC circuits for AC and DC excitations. 07 Hours UNIT 7: Laplace Transformation & Applications: Solution of networks, step, ramp and impulse responses, waveform Synthesis 07 Hours UNIT 8: Two port network parameters: Definition of z, y, h and transmission parameters, modeling with these parameters, relationship between parameters sets 06 Hours TEXT BOOKS: 1. M. E. Van Valkenburg, Network Analysis, PHI / Pearson Education, 3rd Edition. Reprint 00. Roy Choudhury, Networks and systems, nd edition, 006 re-print, New Age International Publications PAGE 6

27 REFERENCE BOOKS : 1. Hayt, Kemmerly and Durbin, Engineering Circuit Analysis, TMH 6th Edition, 00. Franklin F. Kuo, Network analysis and Synthesis, Wiley International Edition, 3. David K. Cheng, Analysis of Linear Systems, Narosa Publishing House, 11th reprint, A. Bruce Carlson, Circuits, Thomson Learning, 000. Reprint 00 Question Paper Pattern: Student should answer FIVE full questions out of 8 questions to be set each carrying 0 marks, selecting at least TWO questions from each part. Coverage in the Texts: Unit 1: Text : 1.6,.3,.4 (Also refer R1:.4, 4.1 to 4.6; 5.3, 5.6; 10.9 This book gives concepts of super node and super mesh) Unit : Text : 3.1 to 3.11 Unit 3 and Unit 4: Text 7.1 to 7.7 Unit 5: Text 8.1 to 8.3 Unit 6: Text 1 Chapter 5; Unit 7: Text to 7.7; 8.1 to 8.5 Unit 8: Text to 11.6 PAGE 7

28 LESSON PLAN Sub.Code:10ES 34 Hours / Week: 4 IA Marks:5 Total Hours:5 Hours Topics to be covered Chapter 1 Basic Concepts 01 Network Topology, Network, Network element, Branch, Node, mesh, Circuit Elements, Energy Sources. 0 Series and parallel connection of elements. Network reduction and problem on network reduction 03 Network Reduction - Using Star Delta transformation Network Simplification Techniques - Introduction - Classification of Electrical Network 04 - Circuit Elements - Energy Sources - Kirchoff s laws - Review of loop and node - Linearly independent KVL - Linearly independent KCL 05 Solution of Networks using KVL for AC and DC 06 Solution of Networks using KCL for AC and DC 07 Source shifting problems on KCL, KVL and source shifting. Chapter Network Topology Introduction to Graph theory and Network Equation - Interconnection of passive and 08 active element constitutes an electric network. - Graph, Tree, Incidence Matrix - Linear graph for a network and its oriented graph - Planar graph, Non-planar graph, sub-graph - Rank of a graph, R = N-1 - Tree Links / Chords, 09 Properties of trees - Incidence Matrix, Properties of Incidence Matrix - Complete Incidence Matrix - Reduced Incidence Matrix Tie - Set Schedule - What do you mean by Tie-set? - How to write Tie-set matrix? - How 10 to solve networks and obtain equilibrium equations using Tie-set schedule? - Using Loop Analysis. Cut- Set Schedule What do you mean by Cut-set? - How to write Cut-set matrix? - 11 How to solve networks and obtain equilibrium equations using Cut-set schedule? - Using Nodal Analysis 1 Solving examination problems on Incidence Matrix, Tie-set and Cut-set schedule. 13 Network analysis using graph theory. Relation between branch element and loop element and branch voltage and node voltage. 14 Solving examination problems and on cut set and tie set. Chapter 3 Network Theorems 15 Superposition theorem - Explanation of the theorem - Steps to apply superposition theorem - Proof of superposition theorem 16 Problems on superposition theorem. 17 Thevenin s theorem - Explanation of the theorem - Steps to apply Thevenin s theorem - Proof of Thevenin s theorem 18 Norton s theorem - Explanation of the theorem - Steps to apply Norton s theorem - Proof of Norton s theorem 19 Problems on both thevinins and Norton theorem. 0 Maximum Power Transfer theorem - Explanation of the theorem - Steps to apply Maximum Power Transfer theorem - Proof of Max. Power Transfer theorem 1 Mill man s theorem - Explanation of the theorem - Steps to apply Mill man s theorem - Proof of Mill man s theorem Reciprocity theorem - Explanation of the theorem - Steps to apply Reciprocity theorem - Proof of Reciprocity theorem 3 Problems on reciprocity, Millman and Maximum power transfer theorems. PAGE 8

29 Hours Topics to be covered Chapter 4 Resonant Circuits Introduction - Series Resonance - Parallel Resonance - Series Resonance - Phasor diagram - 4 Reactance Curves - Variation of impedance and admittance with frequency - Frequencies for maximum Vc and V L 5 Q Factor - Impedance of series RLC circuit in terms of Qo - Bandwidth and Selectivity - Voltage across L & C at Resonance Parallel Resonance - Variation of Reactance with frequency - Impedance of parallel 6 resonant circuit in terms of Qo - Impedance of parallel resonant circuit near resonant frequency 7 Bandwidth and Selectivity-Currents in parallel resonant circuit - Relation between Ic and Il. Chapter 5 Transient behavior and Initial Conditions 8 Introduction - Mathematical background of differential equations - General and Particular solutions for homogenous 9 Initial conditions in network - Why study initial conditions - Initial conditions in elements 30 DC Excitation to RC series circuit - What will happen if DC excitation is given to RC circuit before and after initial conditions 31 DC Excitation to RL series circuit - What will happen if DC excitation is given to RL circuit before and after initial conditions 3 DC Excitation to RLC series circuit - What will happen if DC excitation is given to RLC circuit before and after initial conditions 33 Revision - Clearing doubts on DC circuit transients 34 AC Excitation to RC series circuit - What will happen if AC excitation is given to RC circuit before and after initial conditions 35 AC Excitation to RL series circuit - What will happen if AC excitation is given to RL circuit before and after initial conditions 36 AC Excitation to RLC series circuit - What will happen if AC excitation is given to RLC circuit before and after initial conditions 37 Revision - Clearing doubts on AC circuit transients Chapter 6 Laplace transform and Applications 38 Introduction - Laplace transform from Fourier transform - Definition and properties of Laplace transform and Inverse Laplace transform 39 Theorems - Initial and Final value theorem - Shifting theorem - Convolution thm 40 Laplace transform for Standard Functions - Step function - Ramp function - Impulse function - For Periodic and Non-periodic function - Delayed functions 41 Network Analysis using Lap lace Transform - Single Resistor in Laplace domain - Single Capacitor in Laplace domain - 4 Single Inductor in Laplace domain - Use of convolution integral in network analysis 43 Transformed Networks and their solutions Chapter 7 Two port Network Parameters 44 Introduction - Terminal pairs or Ports - Functions for one port and two port network - Driving point admittance - Transfer functions - Poles and Zero s 45 Significance of location of Poles and Zero s - Restriction of location of Poles and Zero s in S-Plane 46 Time domain behavior from Pole-Zero plot - Determination of network function for a Two 47 Port network Introduction Relationship of Two Port Variables - Characterization of linear time invariant two port network - Open circuit impedance parameters (Z-Parameters) 48 Short circuit admittance parameters (Y-Parameters) 49 Hybrid Parameters (H-Parameters) - Inverse hybrid parameters 50 ABCD Parameters/Transmission parameters 51 Relationship between parameters - Interconnection of Two Port networks 5 Revision - Clearing doubts on H,Y,Z Parameters PAGE 9

30 QUESTION BANK Note; Answer any five questions 1a. Develop a model equation for a general network in the form [Y][V]=[I] Where [Y] Admittance Matrix [V] Node voltage Matrix [I] - Source Current Matrix (08) 1b. For the circuit shown in the fig, Determine the line currents I R,, Iy and I B using mesh analysis (08) I R V I 3 I 1 Z 1 Z 3 I Y Z V V I I B Z = Z 3 = Z 1 = V Fig 1b 1c. Explain Source transformation with suitable examples (04) a. Using Star- Delta transformation find R AB for the given network shown in fig (05) 3Ω Ω 3Ω 1Ω 1Ω Ω 1Ω Ω Ω Fig a PAGE 30

31 b. Explain trees, Cotrees and loops in the graph of a network with suitable examples (05) c. Explain incidence of a graph with suitable examples (05) d. Write the Tie-set matrix for the graph shown in figure d, consisting 1,,3,4 as tree branches (05) Fig d. 3a. For the network shown in fig 3a write the cut set schedule. Obtain equilibrium equations and hence solve for the branch currents and branch voltages (1) 1 ohms Fig 3a 1 ohms ohms ohms ohms 1 ohms 10v 0V V 0A PAGE 31

32 3b. Find the current I in the network shown in fig 3b using super position theorem (08) < -90 Amps Fig 3b ohms 3 ohms 4 ohms 5<0 volts -j 4 ohms j 4 ohms 4a. Find the currentthrough the load resistance R L` when R L = 1 ohms and R L = 5 ohms using Thevenins theorem for the circuit shown in fig 4a. Also prove Thevenins equivalent is the dual of Nortons equivalent (1) ohms 1 ohms 10v 10 A ohms R Fig 4a 4b. State and prove Millams Theorem. Using the same calculate the load current I in the circuit shown in fig 4b (08) 1 ohms 3 ohms 3 ohms 10 ohms 1V V 3V Fig 4b PAGE 3

33 5a. Define quality factor. What is its significance? (04) 5b. what is the effect of variation of C on selectivity in a series resonance circuit? Derive necessary equations (06) 5c. Define parallel resonance in electrtic network. Obtain the condition for the same. What is the series combination of R and C connected in parallel with the coil of 50 ohms resistance and inductance of 0.5 henries which makes the circuit to resonate with excitation of 100 rad/sec (10) 6a. For the circuit shown in fig 6a. find the current equation when the switch `s is closed at t=0 (08) 10 Ohms S 50V 5 ohms 10 ohms micro F Fig 6a 6b. Assuming zero voltage across the capacitor and initial zero current through the inductor of the circuit shown in the fig 6b find Z 1 (0 + ), Z (0 + ), di 1 (0 + )/dt, di (0 + )/dt, d i 1 (0 + )/dt, d i (0 + )/dt (1) K R1 R C V0 i1(t) i(t) L Fig 6b 7a. If Lf(t)= f(s), then show that Lf(t-t0)= e -st0 F(s). Using the same derive the Laplace transform of a periodic function (06) 7b. Find the time function f(t), given F(s)= 1/S (S+) using convolution integral. (06) PAGE 33

34 7c. Find current i1(t) and i(t) using Laplace transformation in the network shown in fig 7c. Assume zero initial conditions (08) 4 ohms j3ohms 5 ohms 3 ohms 8 ohms 100 sinπ50t Volts Fig 7c -j4 ohms j 6 ohms Q8a.Define H-parameters and Transmission parameters for the Two-port network. Draw the Equivalent circuit for the H-parameters (07) 8b. For the Two-port network shown in fig 8b. Obtain Z and Y parameters. (08) 1 1 ohms ohms V 1 3 volts ohms V 1 ohms 1 Fig 8b 8c. Explain cascade connection of Two-Port networks. (05) PAGE 34

35 MODEL QUESTION PAPER II 1a. Define and distinguish the following network elements (i) Linear and Nonlinear (ii) Active and passive (iii) Lumped and Distributed (06) 1b. Using source transformation finds the power delivered by the 50V voltage source in the circuit shown in fig 1b. (05) 5 ohms 10 A 3 ohms 50 volts Ω 0v Fig 1b 1c. Determine the voltage V 3 of Fig 1c by using node analysis (05) A 3 ohms 3 ohms Fig 1c j4 ohms j6 ohms a. Establish Star-Delta relationship suitably (05) b. Explain the following terms with illustrations in connection with network topology (i) Tree and Link (ii) Planar graph and Non planar graph (06) PAGE 35

36 c. Define the loop-set matrix. The basic loop matrix ` B ` of the graph is as given below. Draw the oriented graph. Substantiate each step. (09) B= a. For the network shown in fig3a write down the cut set matrix and obtain network equilibrium equations. Using KVL calculates the loop current resistors are in ohms (10) 10v Fig 3a 3b. State and prove Millman s theorem (05) 3c. For the circuit shown in fig 3c. Find V AB and verify Reciprocity Theorem (05) 4 ohms 10 ohms j ohms Fig 3c. A ohms j ohms 4a. Explain maximum power transfer theorem. Obtain the condition for maximum power transfer in the following cases (10) i) AC source, complex source impedence, Load in complex with only resistive element varying ii) AC source, complex source impedence, Load in complex with only reactive element is varying B PAGE 36

37 4b. Using Thevenin s theorem, find the current flowing through 4ohms resistor in fig 4b (10) 5 ohms 4 ohms 10 ohms -j ohms V V j ohms Fig 4b 5a. A RLC series circuit comprising of a 10 ohms resistance is to have a bandwidth of 100 rad/sec. determine the value of capacitance to make the circuit resonate at 400 rad/sec. What will happen to the selectivity property if the resistance is changed to 5 ohms. What are the half power frequencies for the new value of resistance? (08) 5b. Show that the resonant frequency is the geometric mean of the half power frequencies in the series resonant circuit (05) 5c. In the circuit shown in fig 5c, V and I are in phase. Find the value of Z and Q factor (07) 30 ohms 60V W=000 rad/sec 0 mh Single element Z Fig 5c PAGE 37

38 6a. Illustrate the procedure to determine the transient and steady state response of the circuit shown in fig 6a. when switch K is closed at t=0 +. Assume all initial conditions are zero. Also compute di1/dt and di/dt at t=0 + (10) C R E K R1 L Fig 6a) i1 i 6b.In the circuit shown in fig 6b. switch K is closed from 0V to 1µF at time t=0, steady state condition having been reached before switching. Find the values of i, di/dt and di /dt all at t= 0+ (10) K 10 ohms 0V 1micro F 1 H Fig 6b. 7a. State and prove initial and final value theorems. Also find initial and final values of the following: (07) I(s) =S +5/ S 3 +S +4S 7b.Construct the following waveform shown in fig 7b using step function and find the Laplace transform for the same, if the waveform is repeated after 4 sec. What is the Laplace transform for this periodic function (07) amplitude V(t) v 1v 0 Fig 7b. time PAGE 38

39 7c. State and prove convolution integral. Also find f(t) using convolution integral for the following F(s) = 1/(s+a)s (06) 8a. Define Y and Z parameters. Derive the relation such that Y parameters expressed in terms of Z parameters and Z parameters expressed in terms of Y parameters (1) 8b.Find h parameters of the network shown in fig 8b. and draw the h parameter equivalent circuit (08) 1 1 ohms 3 ohms V1 6 ohms 3 ohms V Fig 8b PAGE 39

40 10IT 35 ELECTRONIC INSTRUMENTATION PAGE 40

41 SYLLABUS Sub Code: 10IT35 I.A. Marks: 5 Hours per week: 04 Exam Hours: 03 Total Hours: 5 Exam Marks: 100 PART A UNIT 1: Introduction (a) Measurement Errors: Gross errors and systematic errors, Absolute and relative errors, Accuracy, Precision, Resolution and Significant figures. (Text :.1 to.3) (b) Voltmeters and Multimeters Introduction, Multirange voltmeter, Extending voltmeter ranges, Loading, AC voltmeter using Rectifiers Half wave and full wave, Peak responding and True RMS voltmeters. (Text 1: 4.1, 4.4 to 4.6, 4.1 to 4.14, 4.17, 4.18) 07 Hours UNIT : Digital Instruments Digital Voltmeters Introduction, DVM s based on V T, V F and Successive approximation principles, Resolution and sensitivity, General specifications, Digital Multi-meters, Digital frequency meters, Digital measurement of time(text 1: 5.1 to 5.6; 5.9 and 5.10; 6.1 to 6.4) 07 Hours UNIT 3: Oscilloscopes Introduction, Basic principles, CRT features, Block diagram and working of each block, Typical CRT connections, Dual beam and dual trace CROs, Electronic switch(text 1: 7.1 to 7.9, 7.1, 7.14 to 7.16) 06 Hours UNIT 4: Special Oscilloscopes Delayed time -base oscilloscopes, Analog storage, Sampling and Digital storage oscilloscopes(text : 10.1 to 10.4 ) 06 Hours PART B UNIT 5: Signal Generators Introduction, Fixed and variable AF oscillator, Standard signal generator, Laboratory type signal generator, AF sine and Square wave generator, Function generator, Square and Pulse generator, Sweep frequency generator, Frequency synthesizer(text 1: 8.1 to 8.9 and Text : 11.5, 11.6 ) 06 Hours UNIT 6: Measurement of resistance, inductance and capacitance Whetstone s bridge, Kelvin Bridge; AC bridges, Capacitance Comparison Bridge, Maxwell s bridge, Wein s bridge, Wagner s earth connection (Text 1: 11.1 to 11.3, 11.8, 11.9, 11.11, and ) 07 Hours UNIT 7: Transducers - I Introduction, Electrical transducers, Selecting a transducer, Resistive transducer, Resistive position transducer, Strain gauges, Resistance thermometer, Thermistor, Inductive transducer, Differential output transducers and LVDT, (Text 1: 13.1 to ) 07 Hours UNIT 8: Miscellaneous Topics (a) Transducers - II Piezoelectric transducer, Photoelectric transducer, Photovoltaic transducer, Semiconductor photo devices, Temperature transducers-rtd, Thermocouple (Text 1: to 13.0) (b) Display devices: Digital display system, classification of display, Display devices, LEDs, LCD displays(text 1:.7 to.11) (c) Bolometer and RF power measurement using Bolometer (Text 1: 0.1 to 0.9) (d) Introduction to Signal conditioning(text 1: 14.1 ) 06 Hours PAGE 41

42 TEXT BOOKS: 1. H. S. Kalsi, Electronic Instrumentation, TMH, 004. David A Bell, Electronic Instrumentation and Measurements, PHI / Pearson Education, 006. REFERENCE BOOKS: 1. John P. Beately, Principles of measurement systems, 3rd Edition, Pearson Education, 000. Cooper D & A D Helfrick, Modern electronic instrumentation and measuring techniques, PHI, J. B. Gupta, Electronic and Electrical measurements and Instrumentation, S. K. Kataria & Sons, Delhi 4. A K Sawhney, Electronics & electrical measurements, Dhanpat Rai & sons, 9th edition. Question Paper Pattern: Student should answer FIVE full questions out of 8 questions to be set each carrying 0 marks, selecting at least TWO questions from each part Coverage in the Texts: UNIT 1: (a) Text :.1 to.3; (b) Text 1: 4.1, 4.4 to 4.6, 4.1 to 4.14, 4.17, 4.18 UNIT : Text 1:5.1 to 5.6; 5.9 and 5.10; 6.1 to 6.4 UNIT 3: Text 1: 7.1 to 7.9, 7.1, 7.14 to 7.16 UNIT 4: Text : 10.1 to 10.5 UNIT 5: Text 1: 8.1 to 8.9 and Text : 11.5, 11.6 UNIT 6: Text 1: 11.1 to 11.3, 11.8, 11.9, 11.11, and UNIT 7: Text 1: 13.1 to UNIT 8: (a) Text 1: to (b) Text 1:.7 to.1 (c ) Text 1: 0.1 to 0.9 (d) Text 1: 14.1 PAGE 4

43 LESSON PLAN SUB CODE: 10 IT 35 Hours / Week: 4 IA Marks:5 Total Hours:5 Hours Topic to be covered Chapter 1 Units & Dimensions Introduction to the subject & Introduction to the: Units, Dimensions, Absolute 1 units Explanation of: Fundamental units, Derived units, Electromagnetic units, Electrostatic units Derivation of 3 Relationship between electrostatic and electromagnetic systems of units Dimensional analysis Explanation of Dimensions in electrostatic system 4 Dimensions in electromagnetic system Limitations. Chapter Measurement of Resistance, Inductance and Capacitance Introduction to the measurement of resistances 5 Classification of resistances Wheatstone bridge Explanation of 6 Commercial form of Wheatstone bridge diagram Limitations of Wheat stone bridge Explanation of: Sensitivity of Wheatstone bridge, Derivation of Bridge 7 sensitivity, Deflection of galvanometer Introduction to: Measurement of low resistances, Principle of Kelvin double 8 bridge 9 Problems on Kelvin s double bridge and Wheatstone bridge 10 Explanation of - Measurement of earth resistance using Megger 11 Explanation of - Anderson s bridge 1 Explanation of: Schering Bridge Explanation of: Detectors used in a.c bridge, Wagner earthling device, 13 Shielding 14 Solving problems on measurement of R, L, C. Chapter 3 Measurement of Power and related Parameters Explanation for 15 Theory of Electro dynamo meter type watt meter Construction of Electro dynamo meter type watt meter Explanation for 16 Construction of power factor meter Theory of power factor meter Explanation of 17 Theory of induction type energy meter Construction of induction type energy meter 18 Explanation of: Errors and adjustment Explanation of 19 Calibration curve of induction type of energy meter Solving the problems PAGE 43

III SEMESTER ENGINEERING MATHEMATICS III. Sub Code : 10MAT31 IA Marks : 25 Hrs/ Week : 04 Exam Hours : 03 Total Hrs. : 52 Exam Marks : 100

III SEMESTER ENGINEERING MATHEMATICS III. Sub Code : 10MAT31 IA Marks : 25 Hrs/ Week : 04 Exam Hours : 03 Total Hrs. : 52 Exam Marks : 100 III SEMESTER ENGINEERING MATHEMATICS III Sub Code : 10MAT31 IA Marks : 25 Hrs/ Week : 04 Exam Hours : 03 Total Hrs. : 52 Exam Marks : 100 PART-A UNIT-1 Fourier series Convergence and divergence of infinite

More information

INSTRUMENTAL ENGINEERING

INSTRUMENTAL ENGINEERING INSTRUMENTAL ENGINEERING Subject Code: IN Course Structure Sections/Units Section A Unit 1 Unit 2 Unit 3 Unit 4 Unit 5 Unit 6 Section B Section C Section D Section E Section F Section G Section H Section

More information

QUESTION BANK SUBJECT: NETWORK ANALYSIS (10ES34)

QUESTION BANK SUBJECT: NETWORK ANALYSIS (10ES34) QUESTION BANK SUBJECT: NETWORK ANALYSIS (10ES34) NOTE: FOR NUMERICAL PROBLEMS FOR ALL UNITS EXCEPT UNIT 5 REFER THE E-BOOK ENGINEERING CIRCUIT ANALYSIS, 7 th EDITION HAYT AND KIMMERLY. PAGE NUMBERS OF

More information

Marwadi University Draft Syllabus for Bachelor of Technology Electronics and Communication. Subject Code: 03EC0302

Marwadi University Draft Syllabus for Bachelor of Technology Electronics and Communication. Subject Code: 03EC0302 Subject Code: 03EC0302 Subject Name: Circuits and Networks B. Tech. Year II (Semester III) Objective: After completion of this course, student will be able to: 1. To introduce electric circuits and its

More information

ADIKAVI NANNAYA UNIVERSITY::RAJAMAHENDRAVARAM II BTech (EIE) I Semester BTEIE301 DIGITAL LOGIC DESIGN MODEL QUESTION PAPER Time:3 hrs. Max.

ADIKAVI NANNAYA UNIVERSITY::RAJAMAHENDRAVARAM II BTech (EIE) I Semester BTEIE301 DIGITAL LOGIC DESIGN MODEL QUESTION PAPER Time:3 hrs. Max. II BTech (EIE) I Semester BTEIE301 DIGITAL LOGIC DESIGN SECTION-A (4 X 15 = 60 M) 1. a) List out the Basic Theorems and Properties of Boolean Algebra. Justify with the Proof (15M) b) Explain how 1's complement

More information

II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017

II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017 CSE/IT 213 (CR) Total No. of Questions :09] [Total No. of Pages : 03 II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017 First Semester CSE/IT BASIC ELECTRICAL AND ELECTRONICS ENGINEERING Time: Three Hours

More information

ELECTRICAL ENGINEERING

ELECTRICAL ENGINEERING ELECTRICAL ENGINEERING Subject Code: EE Course Structure Sections/Units Section A Unit 1 Unit 2 Unit 3 Unit 4 Unit 5 Unit 6 Unit 7 Section B Section C Section D Section E Section F Section G Section H

More information

Basic. Theory. ircuit. Charles A. Desoer. Ernest S. Kuh. and. McGraw-Hill Book Company

Basic. Theory. ircuit. Charles A. Desoer. Ernest S. Kuh. and. McGraw-Hill Book Company Basic C m ш ircuit Theory Charles A. Desoer and Ernest S. Kuh Department of Electrical Engineering and Computer Sciences University of California, Berkeley McGraw-Hill Book Company New York St. Louis San

More information

India s No. 1 Institute for GATE, ESE & PSU s. Instrumentation Engineering (IN) Chapter/Topic wise Tests 40

India s No. 1 Institute for GATE, ESE & PSU s. Instrumentation Engineering (IN) Chapter/Topic wise Tests 40 India s No. 1 Institute for GATE, ESE & PSU s GATE - 2019 Online Test Series Instrumentation Engineering (IN) Total No.of Tests: 74 Chapter/Topic wise Tests 40 Subject wise / Multi Subject Grand Tests

More information

PGVES ENTRANCE EXAM SYLLABUS Pattern: objective type

PGVES ENTRANCE EXAM SYLLABUS Pattern: objective type SYLLABUS FOR ENTRANCE EXAM FOR PG & PD COURSES PGTD/PGCTE: Work shop Technology, Metrology, Dies & Moulds, and allied.. Design of Machine Members, Material Science, Heat Treatment and Testing, Metrology

More information

vidyarthiplus.com vidyarthiplus.com vidyarthiplus.com ANNA UNIVERSITY- COMBATORE B.E./ B.TECH. DEGREE EXAMINATION - JUNE 2009. ELECTRICAL & ELECTONICS ENGG. - FOURTH SEMESTER DIGITAL LOGIC CIRCUITS PART-A

More information

PANDIAN SARASWATHI YADAV ENGINEERING COLLEGE DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EE6404-MEASUREMENTS AND INSTRUMENTATION

PANDIAN SARASWATHI YADAV ENGINEERING COLLEGE DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EE6404-MEASUREMENTS AND INSTRUMENTATION PANDIAN SARASWATHI YADAV ENGINEERING COLLEGE DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EE6404-MEASUREMENTS AND INSTRUMENTATION ACADEMIC YEAR: 2015-2016 (EVEN SEMESTER) Branch: EEE QUESTION BANK

More information

AE60 INSTRUMENTATION & MEASUREMENTS DEC 2013

AE60 INSTRUMENTATION & MEASUREMENTS DEC 2013 Q.2 a. Differentiate between the direct and indirect method of measurement. There are two methods of measurement: 1) direct comparison with the standard, and 2) indirect comparison with the standard. Both

More information

UNIVERSITY OF MASSACHUSETTS LOWELL DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING SYLLABUS FOR THE DOCTORAL QUALIFYING EXAM

UNIVERSITY OF MASSACHUSETTS LOWELL DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING SYLLABUS FOR THE DOCTORAL QUALIFYING EXAM UNIVERSITY OF MASSACHUSETTS LOWELL DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING SYLLABUS FOR THE DOCTORAL QUALIFYING EXAM Ph.D/D.Eng. Electrical Engineering Option These are the general topics for the

More information

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2 Question 1 Question 20 carry one mark each. 1. The order of the differential equation + + = is (A) 1 (B) 2 (C) 3 (D) 4 2. The Fourier series of a real periodic function has only P. Cosine terms if it is

More information

ENGINEERING MATHEMATICS I. CODE: 10 MAT 11 IA Marks: 25 Hrs/Week: 04 Exam Hrs: 03 PART-A

ENGINEERING MATHEMATICS I. CODE: 10 MAT 11 IA Marks: 25 Hrs/Week: 04 Exam Hrs: 03 PART-A ENGINEERING MATHEMATICS I CODE: 10 MAT 11 IA Marks: 25 Hrs/Week: 04 Exam Hrs: 03 Total Hrs: 52 Exam Marks:100 PART-A Unit-I: DIFFERENTIAL CALCULUS - 1 Determination of n th derivative of standard functions-illustrative

More information

Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering

Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering Sp 6 Reg. No. Question Paper Code : 27156 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2015. Second Semester Computer Science and Engineering CS 6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN (Common

More information

KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE

KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE Estd-1984 KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE 641 006 QUESTION BANK UNIT I PART A ISO 9001:2000 Certified 1. Convert (100001110.010) 2 to a decimal number. 2. Find the canonical SOP for the function

More information

ONE MARK QUESTIONS. 1. The condition on R, L and C such that the step response y(t) in the figure has no oscillations, is

ONE MARK QUESTIONS. 1. The condition on R, L and C such that the step response y(t) in the figure has no oscillations, is ELECTRONICS & COMMUNICATION ENGINEERING ONE MARK QUESTIONS. The condition on R, L and C such that the step response y(t) in the figure has no oscillations, is (a.) R L C (b.) R L C (c.) R L C (d.) R LC

More information

Q. 1 Q. 25 carry one mark each.

Q. 1 Q. 25 carry one mark each. GATE 5 SET- ELECTRONICS AND COMMUNICATION ENGINEERING - EC Q. Q. 5 carry one mark each. Q. The bilateral Laplace transform of a function is if a t b f() t = otherwise (A) a b s (B) s e ( a b) s (C) e as

More information

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 100 Q.1(a) Attempt any SIX of the following : [12] Q.1(a) (i) Derive AND gate and OR gate

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each) Subject Code: 17333 Model Answer Page 1/ 27 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model

More information

ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN VALUES

ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN VALUES EC 216(R-15) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN

More information

GATE ELECTRICAL ENGINEERING Vol 1 of 4

GATE ELECTRICAL ENGINEERING Vol 1 of 4 GATE ELECTRICAL ENGINEERING Vol 1 of 4 Second Edition GATE ELECTRICAL ENGINEERING Vol 1 of 4 RK Kanodia Ashish Murolia NODIA & COMPANY GATE Electrical Engineering Vol 1, 2e RK Kanodia & Ashish Murolia

More information

Industrial Technology: Electronic Technology Crosswalk to AZ Math Standards

Industrial Technology: Electronic Technology Crosswalk to AZ Math Standards Page 1 of 1 August 1998 1M-P1 Compare and contrast the real number system and its various subsystems with regard to their structural characteristics. PO 2 PO 3 2.0 Apply mathematics calculations. 2.1 Apply

More information

Vidyalankar S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution

Vidyalankar S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution . (a). (b) S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution Practical Features of OpAmp (A 74) i) Large voltage gain (of the order of 2 0 5 ) ii) Very high input resistance

More information

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic ENGG 1203 Tutorial_9 - Review Boolean Algebra 1. Combinational & Sequential Logic 2. Computer Systems 3. Electronic Circuits 4. Signals, Systems, and Control Remark : Multiple Choice Questions : ** Check

More information

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D. Basic Experiment and Design of Electronics LOGIC CIRCUITS Ho Kyung Kim, Ph.D. hokyung@pusan.ac.kr School of Mechanical Engineering Pusan National University Digital IC packages TTL (transistor-transistor

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 17 EXAMINATION Subject Name: Digital Techniques Model Answer Subject Code: 17333 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given

More information

on candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept.

on candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept. WINTER 17 EXAMINATION Subject Name: Digital Techniques Model Answer Subject Code: 17333 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given

More information

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad DEPARTMENT OF ECE QUESTION BANK. : G.Lakshminarayana, Asst.

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad DEPARTMENT OF ECE QUESTION BANK. : G.Lakshminarayana, Asst. ` INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad - 500 04 DEPARTMENT OF ECE QUESTION BANK Name Code Class Branch P a g e : Electronic Measurements and Instrumentation : A504 : III - B. Tech

More information

EC/EE DIGITAL ELECTRONICS

EC/EE DIGITAL ELECTRONICS EC/EE 214(R-15) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester EC/EE DIGITAL ELECTRONICS Time: Three Hours 1. a) Define Encoder Answer

More information

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500 04 ELECTRONICS AND COMMUNICATION ENGINEERING Name : Electronic Measurements and Instrumentation Code : A50422 Class : III -

More information

Sample Test Paper - I

Sample Test Paper - I Scheme G Sample Test Paper - I Course Name : Computer Engineering Group Marks : 25 Hours: 1 Hrs. Q.1) Attempt any THREE: 09 Marks a) Define i) Propagation delay ii) Fan-in iii) Fan-out b) Convert the following:

More information

Circuit Analysis. by John M. Santiago, Jr., PhD FOR. Professor of Electrical and Systems Engineering, Colonel (Ret) USAF. A Wiley Brand FOR-

Circuit Analysis. by John M. Santiago, Jr., PhD FOR. Professor of Electrical and Systems Engineering, Colonel (Ret) USAF. A Wiley Brand FOR- Circuit Analysis FOR A Wiley Brand by John M. Santiago, Jr., PhD Professor of Electrical and Systems Engineering, Colonel (Ret) USAF FOR- A Wiley Brand Table of Contents. ' : '" '! " ' ' '... ',. 1 Introduction

More information

E2.2 Analogue Electronics

E2.2 Analogue Electronics E2.2 Analogue Electronics Instructor : Christos Papavassiliou Office, email : EE 915, c.papavas@imperial.ac.uk Lectures : Monday 2pm, room 408 (weeks 2-11) Thursday 3pm, room 509 (weeks 4-11) Problem,

More information

National Institute of Technology, RAIPUR

National Institute of Technology, RAIPUR Code: EL20411 Subject: Electrical Power System UNIT I Over head lines and cables General structure of electrical power system; power transmission & voltage levels; power distribution through overhead lines.

More information

EC-121 Digital Logic Design

EC-121 Digital Logic Design EC-121 Digital Logic Design Lecture 2 [Updated on 02-04-18] Boolean Algebra and Logic Gates Dr Hashim Ali Spring 2018 Department of Computer Science and Engineering HITEC University Taxila!1 Overview What

More information

EC Objective Paper I (Set - D)

EC Objective Paper I (Set - D) EC-Objective Paper-I ESE-5 www.gateforum.com EC Objective Paper I (Set - D). If a system produces frequencies in the output are not present in the input, then the system cannot be Minimum phase system

More information

Department of Electrical & Electronics EE-333 DIGITAL SYSTEMS

Department of Electrical & Electronics EE-333 DIGITAL SYSTEMS Department of Electrical & Electronics EE-333 DIGITAL SYSTEMS 1) Given the two binary numbers X = 1010100 and Y = 1000011, perform the subtraction (a) X -Y and (b) Y - X using 2's complements. a) X = 1010100

More information

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1 Lab 3 Revisited Zener diodes R C 6.091 IAP 2008 Lecture 4 1 Lab 3 Revisited +15 Voltage regulators 555 timers 270 1N758 0.1uf 5K pot V+ V- 2N2222 0.1uf V o. V CC V Vin s = 5 V Vc V c Vs 1 e t = RC Threshold

More information

Basics of Network Theory (Part-I)

Basics of Network Theory (Part-I) Basics of Network Theory (PartI). A square waveform as shown in figure is applied across mh ideal inductor. The current through the inductor is a. wave of peak amplitude. V 0 0.5 t (m sec) [Gate 987: Marks]

More information

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS CHAPTER 4 SIGNA GENERATORS AND WAEFORM SHAPING CIRCUITS Chapter Outline 4. Basic Principles of Sinusoidal Oscillators 4. Op Amp RC Oscillators 4.3 C and Crystal Oscillators 4.4 Bistable Multivibrators

More information

EE141Microelettronica. CMOS Logic

EE141Microelettronica. CMOS Logic Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit

More information

DHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN

DHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN DHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT I : BOOLEAN ALGEBRA AND LOGIC GATES PART - A (2 MARKS) Number

More information

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500 043 ELECTRONICS AND COMMUNICATION ENGINEERING Course Name : Electronic Measurements and Instrumentation Course Code : A50422

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER 14 EXAMINATION Model Answer

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER 14 EXAMINATION Model Answer MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC 27001 2005 Certified) SUMMER 14 EXAMINATION Model Answer Subject Code : 17320 Page No: 1/34 Important Instructions to examiners: 1)

More information

B. Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) ELECTRONICS & COMMUNICATIONS. Paper - I : Mathematics - III

B. Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) ELECTRONICS & COMMUNICATIONS. Paper - I : Mathematics - III (DEC 11) B. Tech. DEGREE EXAMINATION, MAY - 015 (Examination at the end of Second Year) ELECTRONICS & COMMUNICATIONS Paper - I : Mathematics - III Time : 3 Hours Maximum Marks : 75 Answer question No.1

More information

Show that the dual of the exclusive-or is equal to its compliment. 7

Show that the dual of the exclusive-or is equal to its compliment. 7 Darshan Institute of ngineering and Technology, Rajkot, Subject: Digital lectronics (2300) GTU Question ank Unit Group Questions Do as directed : I. Given that (6)0 = (00)x, find the value of x. II. dd

More information

Chapter 2: Boolean Algebra and Logic Gates

Chapter 2: Boolean Algebra and Logic Gates Chapter 2: Boolean Algebra and Logic Gates Mathematical methods that simplify binary logics or circuits rely primarily on Boolean algebra. Boolean algebra: a set of elements, a set of operators, and a

More information

QUESTION BANK DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING UNIT I - INTRODUCTION SYLLABUS

QUESTION BANK DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING UNIT I - INTRODUCTION SYLLABUS QUESTION BANK DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING YEAR/SEM NAME OF THE SUBJECT NAME OF THE FACULTY : II / IV : EE6404 MEASUREMENTS AND INSTRUMENTATION : K.M.S.MUTHUKUMARA RAJAGURU, AP/EEE

More information

BASIC NETWORK ANALYSIS

BASIC NETWORK ANALYSIS SECTION 1 BASIC NETWORK ANALYSIS A. Wayne Galli, Ph.D. Project Engineer Newport News Shipbuilding Series-Parallel dc Network Analysis......................... 1.1 Branch-Current Analysis of a dc Network......................

More information

Chapter 2 Boolean Algebra and Logic Gates

Chapter 2 Boolean Algebra and Logic Gates Chapter 2 Boolean Algebra and Logic Gates The most common postulates used to formulate various algebraic structures are: 1. Closure. N={1,2,3,4 }, for any a,b N we obtain a unique c N by the operation

More information

Total No. of Questions : 5] [Total No. of Pages : 02

Total No. of Questions : 5] [Total No. of Pages : 02 (DEE211) Total No. of Questions : 5] [Total No. of Pages : 02 ELECTRICALS AND ELECTRONICS (Paper - I) : MATHEMATICS - III Answer question No.1 compulsory (15 1 = 15) Answer one question from each unit

More information

Chap 2. Combinational Logic Circuits

Chap 2. Combinational Logic Circuits Overview 2 Chap 2. Combinational Logic Circuits Spring 24 Part Gate Circuits and Boolean Equations Binary Logic and Gates Boolean Algebra Standard Forms Part 2 Circuit Optimization Two-Level Optimization

More information

3 Logic Function Realization with MSI Circuits

3 Logic Function Realization with MSI Circuits 3 Logic Function Realization with MSI Circuits Half adder A half-adder is a combinational circuit with two binary inputs (augund and addend bits) and two binary outputs (sum and carry bits). It adds the

More information

SEMESTER III. Code Course of Study L T P C. MA201 Mathematics III EC201 Signals and Systems EC203 Network Theory

SEMESTER III. Code Course of Study L T P C. MA201 Mathematics III EC201 Signals and Systems EC203 Network Theory SEMESTER III Code Course of Study L T P C MA201 Mathematics III 3 1 0 4 EC201 Signals and Systems 3 1 0 4 EC203 Network Theory 3 1 0 4 EC205 Engineering Electromagnetics 3 0 0 3 EC207 Semiconductor Physics

More information

Bachelor of Technology (Electronics and Communication Engg.) Scheme of Courses/Examination (4 th SEMESTER. C 66 Applied Sciences Humanities

Bachelor of Technology (Electronics and Communication Engg.) Scheme of Courses/Examination (4 th SEMESTER. C 66 Applied Sciences Humanities Bachelor of Technology (Electronics and Communication Engg.) Scheme of Courses/Examination (4 th SEMESTER Course No. Course Title Nature of subject No of Stude Compulsory(C) Elective (E) nt enroll ed MATH-

More information

ECE 205: Intro Elec & Electr Circuits

ECE 205: Intro Elec & Electr Circuits ECE 205: Intro Elec & Electr Circuits Final Exam Study Guide Version 1.00 Created by Charles Feng http://www.fenguin.net ECE 205: Intro Elec & Electr Circuits Final Exam Study Guide 1 Contents 1 Introductory

More information

DIGITAL LOGIC CIRCUITS

DIGITAL LOGIC CIRCUITS DIGITAL LOGIC CIRCUITS Introduction Logic Gates Boolean Algebra Map Specification Combinational Circuits Flip-Flops Sequential Circuits Memory Components Integrated Circuits Digital Computers 2 LOGIC GATES

More information

NETWORK ANALYSIS ( ) 2012 pattern

NETWORK ANALYSIS ( ) 2012 pattern PRACTICAL WORK BOOK For Academic Session 0 NETWORK ANALYSIS ( 0347 ) 0 pattern For S.E. (Electrical Engineering) Department of Electrical Engineering (University of Pune) SHREE RAMCHANDRA COLLEGE OF ENGG.

More information

3. (a) Figure 3(a) shows a Bridge T network used in control systems. The element values are clearly marked in the figure.

3. (a) Figure 3(a) shows a Bridge T network used in control systems. The element values are clearly marked in the figure. I.E.S.-(Conv.) 1987 ELECTRICAL ENGINEERING PAPER - I PART A 1. (a) Define precisely unit step and unit impulse functions. Sketch the following function from t = 0 to t = 10 units, indicating all salient

More information

Lecture A: Logic Design and Gates

Lecture A: Logic Design and Gates Lecture A: Logic Design and Gates Syllabus My office hours 9.15-10.35am T,Th or gchoi@ece.tamu.edu 333G WERC Text: Brown and Vranesic Fundamentals of Digital Logic,» Buy it.. Or borrow it» Other book:

More information

Dept. of ECE, CIT, Gubbi Page 1

Dept. of ECE, CIT, Gubbi Page 1 Verification: 1) A.B = A + B 7404 7404 7404 A B A.B A.B 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 A B A B A + B 0 0 1 1 1 0 1 1 0 1 1 0 0 1 1 1 1 0 0 0 2) A+B = A. B 7404 7404 7404 A B A+B A+B 0 0 0 1 0 1 1 0 1

More information

Electronics and Communication Exercise 1

Electronics and Communication Exercise 1 Electronics and Communication Exercise 1 1. For matrices of same dimension M, N and scalar c, which one of these properties DOES NOT ALWAYS hold? (A) (M T ) T = M (C) (M + N) T = M T + N T (B) (cm)+ =

More information

EE Branch GATE Paper 2010

EE Branch GATE Paper 2010 Q.1 Q.25 carry one mark each 1. The value of the quantity P, where, is equal to 0 1 e 1/e 2. Divergence of the three-dimensional radial vector field is 3 1/r 3. The period of the signal x(t) = 8 is 0.4

More information

LOGIC CIRCUITS. Basic Experiment and Design of Electronics

LOGIC CIRCUITS. Basic Experiment and Design of Electronics Basic Experiment and Design of Electronics LOGIC CIRCUITS Ho Kyung Kim, Ph.D. hokyung@pusan.ac.kr School of Mechanical Engineering Pusan National University Outline Combinational logic circuits Output

More information

E40M Review - Part 1

E40M Review - Part 1 E40M Review Part 1 Topics in Part 1 (Today): KCL, KVL, Power Devices: V and I sources, R Nodal Analysis. Superposition Devices: Diodes, C, L Time Domain Diode, C, L Circuits Topics in Part 2 (Wed): MOSFETs,

More information

ELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)

ELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10) ELEC 2200-002 Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering

More information

NCEES Fundamentals of Engineering (FE) Examination ELECTRICAL EXAM SPECIFICATIONS

NCEES Fundamentals of Engineering (FE) Examination ELECTRICAL EXAM SPECIFICATIONS NCEES Fundamentals of Engineering (FE) Examination ELECTRICAL EXAM SPECIFICATIONS Effective Beginning with the April 2009 Examinations The FE examination is an 8-hour supplied-reference examination: 120

More information

Theory and Design for Mechanical Measurements

Theory and Design for Mechanical Measurements Theory and Design for Mechanical Measurements Third Edition Richard S. Figliola Clemson University Donald E. Beasley Clemson University John Wiley & Sons, Inc. New York / Chichester / Weinheim / Brisbane

More information

NAME SID EE42/100 Spring 2013 Final Exam 1

NAME SID EE42/100 Spring 2013 Final Exam 1 NAME SID EE42/100 Spring 2013 Final Exam 1 1. Short answer questions a. There are approximately 36x10 50 nucleons (protons and neutrons) in the earth. If we wanted to give each one a unique n-bit address,

More information

15EE103L ELECTRIC CIRCUITS LAB RECORD

15EE103L ELECTRIC CIRCUITS LAB RECORD 15EE103L ELECTRIC CIRCUITS LAB RECORD REGISTER NO: NAME OF THE STUDENT: SEMESTER: DEPARTMENT: INDEX SHEET S.No. Date of Experiment Name of the Experiment Date of submission Marks Staff Sign 1 Verification

More information

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits EE 330 Lecture 22 Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

LABORATORY MODULE ELECTRIC CIRCUIT

LABORATORY MODULE ELECTRIC CIRCUIT LABORATORY MODULE ELECTRIC CIRCUIT HIGH VOLTAGE AND ELECTRICAL MEASUREMENT LAB ELECTRICAL ENGINEERING DEPARTMENT FACULTY OF ENGINEERING UNIVERSITAS INDONESIA DEPOK 2018 MODULE 1 LABORATORY BRIEFING All

More information

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev E&CE 223 Digital Circuits & Systems Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev 4 of 92 Section 2: Boolean Algebra & Logic Gates Major topics Boolean algebra NAND & NOR gates Boolean

More information

SEM-2016(02)-I ELECTRICAL ENGINEERING. Paper -1. Please read the following instructions carefully before attempting questions.

SEM-2016(02)-I ELECTRICAL ENGINEERING. Paper -1. Please read the following instructions carefully before attempting questions. Roll No. Candidate should write his/her Roll No. here. Total No. of Questions : 7 No. of Printed Pages : 8 SEM-2016(02)-I ELECTRICAL ENGINEERING Paper -1 Time : 3 Hours ] [ Total Marks ; 300 Instructions

More information

MC9211 Computer Organization

MC9211 Computer Organization MC92 Computer Organization Unit : Digital Fundamentals Lesson2 : Boolean Algebra and Simplification (KSB) (MCA) (29-2/ODD) (29 - / A&B) Coverage Lesson2 Introduces the basic postulates of Boolean Algebra

More information

Lecture 9: Digital Electronics

Lecture 9: Digital Electronics Introduction: We can classify the building blocks of a circuit or system as being either analog or digital in nature. If we focus on voltage as the circuit parameter of interest: nalog: The voltage can

More information

Prerequisites: Successful completion of PHYS 2222 General Physics (Calculus) with a grade of C or better.

Prerequisites: Successful completion of PHYS 2222 General Physics (Calculus) with a grade of C or better. Prepared by: P. Blake Reviewed by: M. Mayfield Date prepared: March 13, 2017 C&GE approved: April 17, 2017 Board approved: May 10, 2017 Semester effective: Spring 2018 Engineering (ENGR) 2000 Circuit Analysis

More information

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits EE40 Lec 15 Logic Synthesis and Sequential Logic Circuits Prof. Nathan Cheung 10/20/2009 Reading: Hambley Chapters 7.4-7.6 Karnaugh Maps: Read following before reading textbook http://www.facstaff.bucknell.edu/mastascu/elessonshtml/logic/logic3.html

More information

1.1 An excitation is applied to a system at t = T and its response is zero for < t < T. Such a system is (a) non-causal system.

1.1 An excitation is applied to a system at t = T and its response is zero for < t < T. Such a system is (a) non-causal system. . An excitation is applied to a system at t = T and its response is zero for < t < T. Such a system is (a) non-causal system x(t) (b) stable system (c) causal system (d) unstable system t=t t. In a series

More information

Total No. of Questions :09] [Total No. of Pages : 03

Total No. of Questions :09] [Total No. of Pages : 03 EE 4 (RR) Total No. of Questions :09] [Total No. of Pages : 03 II/IV B.Tech. DEGREE EXAMINATIONS, APRIL/MAY- 016 Second Semester ELECTRICAL & ELECTRONICS NETWORK ANALYSIS Time: Three Hours Answer Question

More information

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad 1 P a g e INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500 04 Name : Mathematics-II Code : A0006 Class : II B. Tech I Semester Branch : CIVIL Year : 016 017 FRESHMAN ENGINEERING

More information

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad MECHANICAL ENGINEERING TUTORIAL QUESTION BANK

INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad MECHANICAL ENGINEERING TUTORIAL QUESTION BANK Course Name Course Code Class Branch INSTITUTE OF AERONAUTICAL ENGINEERING Dundigal, Hyderabad - 500 043 Mathematics-II A30006 II-I B. Tech Freshman Engineering Year 016 017 Course Faculty MECHANICAL ENGINEERING

More information

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS Objectives: Introduction Notes for course EE1.1 Circuit Analysis 4-5 Re-examination of 1-port sub-circuits Admittance parameters for -port circuits TOPIC 1 -PORT CIRCUITS Gain and port impedance from -port

More information

( c) Give logic symbol, Truth table and circuit diagram for a clocked SR flip-flop. A combinational circuit is defined by the function

( c) Give logic symbol, Truth table and circuit diagram for a clocked SR flip-flop. A combinational circuit is defined by the function Question Paper Digital Electronics (EE-204-F) MDU Examination May 2015 1. (a) represent (32)10 in (i) BCD 8421 code (ii) Excess-3 code (iii) ASCII code (b) Design half adder using only NAND gates. ( c)

More information

School of Computer Science and Electrical Engineering 28/05/01. Digital Circuits. Lecture 14. ENG1030 Electrical Physics and Electronics

School of Computer Science and Electrical Engineering 28/05/01. Digital Circuits. Lecture 14. ENG1030 Electrical Physics and Electronics Digital Circuits 1 Why are we studying digital So that one day you can design something which is better than the... circuits? 2 Why are we studying digital or something better than the... circuits? 3 Why

More information

VALLIAMMAI ENGINEERING COLLEGE

VALLIAMMAI ENGINEERING COLLEGE VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203. DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING QUESTION BANK II SEMESTER BE8255 BASIC ELECTRICAL, ELECTRONICS AND MEASUREMENT ENGINEERING

More information

SUGGESTED LESSON PLANS FOR PHY 097 SEMESTER NOV10 Text Book : PHYSICS FOR SCIENTISTS & ENGINEERS WITH MODERN PHYSICS BY GIANCOLI, FOURTH EDITION

SUGGESTED LESSON PLANS FOR PHY 097 SEMESTER NOV10 Text Book : PHYSICS FOR SCIENTISTS & ENGINEERS WITH MODERN PHYSICS BY GIANCOLI, FOURTH EDITION SUGGESTED LESSON PLANS FOR PHY 097 SEMESTER NOV0 Text Book : PHYSICS FOR SCIENTISTS & ENGINEERS WITH MODERN PHYSICS BY GIANCOLI, FOURTH EDITION Week Topics Section Page Hrs Sub-Topics WAVES AND OPTICS,.0

More information

GATE 2009 Electronics and Communication Engineering

GATE 2009 Electronics and Communication Engineering GATE 2009 Electronics and Communication Engineering Question 1 Question 20 carry one mark each. 1. The order of the differential equation + + y =e (A) 1 (B) 2 (C) 3 (D) 4 is 2. The Fourier series of a

More information

EE1003 ANALYSIS OF ELECTRIC CIRCUITS

EE1003 ANALYSIS OF ELECTRIC CIRCUITS L T P C EE1003 ANALYSIS OF ELECTIC CICUITS 3 1 0 4 Total Contact Hours - 60 Prerequisite EE1001-Basic al Engineering PUPOSE To enrich the students to acquire knowledge about the basics of circuit analysis,

More information

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 100 Q.1(a) Attempt any SIX of the following : [12]

More information

EE40 Midterm Review Prof. Nathan Cheung

EE40 Midterm Review Prof. Nathan Cheung EE40 Midterm Review Prof. Nathan Cheung 10/29/2009 Slide 1 I feel I know the topics but I cannot solve the problems Now what? Slide 2 R L C Properties Slide 3 Ideal Voltage Source *Current depends d on

More information

Digital Electronics Circuits 2017

Digital Electronics Circuits 2017 JSS SCIENCE AND TECHNOLOGY UNIVERSITY Digital Electronics Circuits (EC37L) Lab in-charge: Dr. Shankraiah Course outcomes: After the completion of laboratory the student will be able to, 1. Simplify, design

More information

EIT Quick-Review Electrical Prof. Frank Merat

EIT Quick-Review Electrical Prof. Frank Merat CIRCUITS 4 The power supplied by the 0 volt source is (a) 2 watts (b) 0 watts (c) 2 watts (d) 6 watts (e) 6 watts 4Ω 2Ω 0V i i 2 2Ω 20V Call the clockwise loop currents i and i 2 as shown in the drawing

More information

Digital Electronics Final Examination. Part A

Digital Electronics Final Examination. Part A Digital Electronics Final Examination Part A Spring 2009 Student Name: Date: Class Period: Total Points: /50 Converted Score: /40 Page 1 of 13 Directions: This is a CLOSED BOOK/CLOSED NOTES exam. Select

More information

SYLLABI FOR THE WRITTEN TEST

SYLLABI FOR THE WRITTEN TEST G u w ahat i, A ssa m, I ND IA PI N - - 781039 PHONE: 91-361- 2582550 FAX: 91-361- 2582542 D epa rt m en t o f E l ec tr on i c s & E l ec tri ca l Eng i nee ri n g IIT GUWAHATI SYLLABI FOR THE WRITTEN

More information

SUMMER 18 EXAMINATION Subject Name: Principles of Digital Techniques Model Answer Subject Code:

SUMMER 18 EXAMINATION Subject Name: Principles of Digital Techniques Model Answer Subject Code: Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information