10GBASE-KR Transmitter Compliance Methodology Proposal. Robert Brink Agere Systems May 13, 2005
|
|
- Penelope Singleton
- 5 years ago
- Views:
Transcription
1 0GBASE-KR Transmitter Compliance Methodology Proposal Robert Brink Agere Systems May 3, 2005
2 Scope and Purpose Deficiencies of existing transmit template compliance methods are discussed. A proposal for a new compliance testing method capable of verifying a 0GBASE-KR transmitter is presented. Justification for tap range and tap resolution requirements will be presented separately. 2 May 7, 2005 (r.3)
3 Agenda Transmitter Compliance Testing Wish List Template Testing Discussion Equalization Ratio Testing Transmitter model Transmit Equalizer Signal Shaping Transmit Equalizer Solution Space Proposed Specification Methodology Conclusions 3 May 7, 2005 (r.3)
4 Transmitter Compliance Testing Wish List Simple Easy to implement with existing test equipment Repeatable Should test transmitter, not test equipment Fast Minimize time required for compliance testing Definitive Should clearly identify a compliant transmitter 4 May 7, 2005 (r.3)
5 Template Testing Discussion Normalized Amplitude 0 - Bounds rise/fall times, jitter (to some extent), over-/ undershoot and ringing, and relative amplitude. Bounds a single setting of pre- / de-emphasis (with tolerances). Documented as two voltage-time sequences (upper and lower bound). 5 May 7, 2005 (r.3)
6 Template Testing Discussion (continued) Difficult to guarantee across all possible process, voltage, and temperature conditions Masks are generally relaxed to the point that they become meaningless If mask is tight enough to guarantee a given level of equalization most designs will fail somewhere else Susceptible to instrumentation noise, calibration and capability Each template specifies only one equalization setting Variable transmit equalization will require multiple templates Multiple templates will need to be used in characterization testing Difficult to implement and document An algorithmic method may alleviate this problem. 6 May 7, 2005 (r.3)
7 Transmitter Model F(z) is the 3-tap transmit FIR m f m = T is the symbol period A is the peak differential output amplitude x k F(z) t kt Π T A ( f H t ) H 0 ( f ) H t (f) is the transmit pulse shaping filter f 0 = f f 7 May 7, 2005 (r.3)
8 Transmit Equalizer Signal Shaping A f f 0 f f f 0 f V pst 0 f f 0 f V pre A T f f 0 f V pre = A( f f0 + f ) V pst = A( f + f0 + f ) = A( f + f + f ) 0 T NOTE: By convention, f and f - are always negative and f 0 is always positive. f + f0 f = 8 May 7, 2005 (r.3)
9 Transmit Equalizer Solution Space INVALID STATES f - : 8 steps from 0 to 7/40 f : 6 steps from 0 to 5/40 : minimum value should be no less than /0 Pre-Cursor (f ) = 0 = 0 VERIFY VERIFY EACH EACH TRANSMITTER TRANSMITTER STATE STATE 8 VALID STATES Post-Cursor (f ) May 7, 2005 (r.3)
10 Proposed Specification Methodology V pst A 0 e ss Test pattern with equalization For each specified equalization setting, bound the following two ratios: R pre V = V pre ss V R pst = V pre ss A V pre t 0 T t Clause 49 square wave test pattern (recommend n > 8), no equalization Definitions A = peak transmit differential output amplitude T = symbol period t 0 = zero-crossing point of the rising edge of the AC-coupled signal t = zero-crossing point of the falling edge of the AC-coupled signal V pre = peak voltage measured in the interval t 0 T to t 0 V pst = peak voltage measured in the interval t 0 to t 0 +T = steady-state voltage measured as the average voltage in the interval t 0 +2T to t 2T = steady-state error measured as the deviation from in the interval t 0 +2T to t 2T e ss 0 May 7, 2005 (r.3)
11 Notes Use equalizer off setting and clause 49 waveform to validate rise time, jitter, and amplitude requirements. May also want to check peak-peak output amplitude with 00 pattern (n = ). May 7, 2005 (r.3)
12 Transmitter State Definition 8-bit encoding Pre- and post-cursor values encoded as N x step size (for example, 0.025) 7 0 reserved or f sign bit f f - 2 May 7, 2005 (r.3)
13 Proposed Compliance Values State 0 R pre [db] (min) (max) R pst [db] (min) (max) R pre [V/V] (min) (max) R pst [V/V] (min) (max) Refer Refer to to spreadsheet spreadsheet for for a a complete complete list list of of values. values. 3 May 7, 2005 (r.3)
14 Conclusions An algorithmic method for compliance testing the 0GBASE-KR transmit equalizer across settings compatible with the channels of interest is described. The described method has the advantages of being algorithmic and therefore easily implemented and documented. 4 May 7, 2005 (r.3)
15 Back-Up
16 Tolerance Analysis V pre = A( f f0 + f ) V pst = A( f + f + f ) 0 V pre = A ( 2( f + f )) ( + 2( f + )) = A f ( f + f + ) = A f 0 V pst = A( + 2( f + f ) + ( f + f )) 2 ( R ) min = pre ( R ) max = pre max max min min ( V ) pre ( V ) ss ( V ) pre ( V ) ss ( R ) max = pst ( R ) min = pst max min min max ( V ) pst ( V ) ss ( V ) pst ( V ) ss min max ( ) = A( 2 f f ) V pre 2 ( ) = A( 2 f + f ) V pre 2 min max ( ) = A( + 2 f f ) V pst 2 ( ) = A( + 2 f + f ) V pst 2 min max ( ) = A( + 2( f + f ) ( f + f )) 2 ( ) = A( + 2( f + f ) + ( f + f )) 2 6 May 7, 2005 (r.3)
Issues with sampling time and jitter in Annex 93A. Adam Healey IEEE P802.3bj Task Force May 2013
Issues with sampling time and jitter in Annex 93A Adam Healey IEEE P802.3bj Task Force May 2013 Part 1: Jitter (comment #157) 2 Treatment of jitter in COM Draft 2.0 h (0) (t s ) slope h(0) (t s ) 1 UI
More informationMeasuring Transmitter equalization filter coefficients at the end of a channel with loss
Measuring Transmitter equalization filter coefficients at the end of a channel with loss Charles Moore Avago Technologies 07/09/13 1 IEEE802.3ba Clause 85.8.3.3 specifies a way of measuring transmitter
More informationEE290C Spring Motivation. Lecture 6: Link Performance Analysis. Elad Alon Dept. of EECS. Does eqn. above predict everything? EE290C Lecture 5 2
EE29C Spring 2 Lecture 6: Link Performance Analysis Elad Alon Dept. of EECS Motivation V in, ampl Voff BER = 2 erfc 2σ noise Does eqn. above predict everything? EE29C Lecture 5 2 Traditional Approach Borrowed
More informationPCM Reference Chapter 12.1, Communication Systems, Carlson. PCM.1
PCM Reference Chapter 1.1, Communication Systems, Carlson. PCM.1 Pulse-code modulation (PCM) Pulse modulations use discrete time samples of analog signals the transmission is composed of analog information
More informationMeasuring Deterministic Jitter with a K28.5 Pattern and an Oscilloscope
Application Note: HFAN-4.5.0 Rev1; 04/08 Measuring Deterministic Jitter with a K28.5 Pattern and an Oscilloscope [A version of this application note has been published in the July, 2002 issue of Communications
More informationMotivation for CDR: Deserializer (1)
Motivation for CDR: Deserializer (1) Input data 1:2 DMUX 1:2 DMUX channel 1:2 DMUX Input clock 2 2 If input data were accompanied by a well-synchronized clock, deserialization could be done directly. EECS
More informationFiber Modeling Resolution and Assumptions: Analysis, Data, and Recommendations
Fiber Modeling Resolution and Assumptions: Analysis, Data, and Recommendations GaTech: Kasyapa Balemarthy, Stephen Ralph OFS: Robert Lingle, Jr., George Oulundsen, Yi Sun, John George Corning: John Abbott
More informationEE5713 : Advanced Digital Communications
EE5713 : Advanced Digital Communications Week 12, 13: Inter Symbol Interference (ISI) Nyquist Criteria for ISI Pulse Shaping and Raised-Cosine Filter Eye Pattern Equalization (On Board) 20-May-15 Muhammad
More informationLab #4 Capacitors and Inductors. Capacitor Transient and Steady State Response
Capacitor Transient and Steady State Response Like resistors, capacitors are also basic circuit elements. Capacitors come in a seemingly endless variety of shapes and sizes, and they can all be represented
More informationPrinciples of Communications Lecture 8: Baseband Communication Systems. Chih-Wei Liu 劉志尉 National Chiao Tung University
Principles of Communications Lecture 8: Baseband Communication Systems Chih-Wei Liu 劉志尉 National Chiao Tung University cwliu@twins.ee.nctu.edu.tw Outlines Introduction Line codes Effects of filtering Pulse
More informationEE4601 Communication Systems
EE4601 Communication Systems Week 13 Linear Zero Forcing Equalization 0 c 2012, Georgia Institute of Technology (lect13 1) Equalization The cascade of the transmit filter g(t), channel c(t), receiver filter
More informationPre Silicon to Post Silicon Overview. Adam Norman Intel Corp. PCCG
Pre Silicon to Post Silicon Overview Adam Norman Intel Corp. PCCG What is Pre-Silicon? It is the design Phase of a platform, which is done before silicon/packages/boards have been fabricated. It can take
More informationIEEE 802.3ap Task Force Ottawa Sept 27-29, 2004
Edge-Equalized NRZ and Duobinary IEEE 82.3ap Task Force Ottawa Sept 27-29, 24 Brian Brunn, Xilinx Intro It appears the equalization algorithm for EE-NRZ and Duobinary are the same. Both want to zero-force
More informationPrinciples of Communications
Principles of Communications Chapter V: Representation and Transmission of Baseband Digital Signal Yongchao Wang Email: ychwang@mail.xidian.edu.cn Xidian University State Key Lab. on ISN November 18, 2012
More informationTest Report EN (2008)
Test Report EN 62233 (2008) Product Name and address of the applicant Name and address of the manufacturer Model Rating Brand name Heating elements for building into floors Advanced Heating Technologies
More informationPulse Shaping and ISI (Proakis: chapter 10.1, 10.3) EEE3012 Spring 2018
Pulse Shaping and ISI (Proakis: chapter 10.1, 10.3) EEE3012 Spring 2018 Digital Communication System Introduction Bandlimited channels distort signals the result is smeared pulses intersymol interference
More informationPreliminary Studies on DFE Error Propagation, Precoding, and their Impact on KP4 FEC Performance for PAM4 Signaling Systems
Preliminary Studies on DFE Error Propagation, Precoding, and their Impact on KP4 FEC Performance for PAM4 Signaling Systems Geoff Zhang September, 2018 Outline 1/(1+D) precoding for PAM4 link systems 1/(1+D)
More informationMassachusetts Institute of Technology
Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science 6.011: Introduction to Communication, Control and Signal Processing QUIZ, April 1, 010 QUESTION BOOKLET Your
More informationEstimation of the Capacity of Multipath Infrared Channels
Estimation of the Capacity of Multipath Infrared Channels Jeffrey B. Carruthers Department of Electrical and Computer Engineering Boston University jbc@bu.edu Sachin Padma Department of Electrical and
More informationRanging detection algorithm for indoor UWB channels
Ranging detection algorithm for indoor UWB channels Choi Look LAW and Chi XU Positioning and Wireless Technology Centre Nanyang Technological University 1. Measurement Campaign Objectives Obtain a database
More informationWeiyao Lin. Shanghai Jiao Tong University. Chapter 5: Digital Transmission through Baseband slchannels Textbook: Ch
Principles of Communications Weiyao Lin Shanghai Jiao Tong University Chapter 5: Digital Transmission through Baseband slchannels Textbook: Ch 10.1-10.5 2009/2010 Meixia Tao @ SJTU 1 Topics to be Covered
More informationRADIO SYSTEMS ETIN15. Lecture no: Equalization. Ove Edfors, Department of Electrical and Information Technology
RADIO SYSTEMS ETIN15 Lecture no: 8 Equalization Ove Edfors, Department of Electrical and Information Technology Ove.Edfors@eit.lth.se Contents Inter-symbol interference Linear equalizers Decision-feedback
More informationState Feedback Controller for Position Control of a Flexible Link
Laboratory 12 Control Systems Laboratory ECE3557 Laboratory 12 State Feedback Controller for Position Control of a Flexible Link 12.1 Objective The objective of this laboratory is to design a full state
More informationLecture 5b: Line Codes
Lecture 5b: Line Codes Dr. Mohammed Hawa Electrical Engineering Department University of Jordan EE421: Communications I Digitization Sampling (discrete analog signal). Quantization (quantized discrete
More informationMethod for analytically calculating BER (bit error rate) in presence of non-linearity. Gaurav Malhotra Xilinx
Method for analytically calculating BER (bit error rate) in presence of non-linearity Gaurav Malhotra Xilinx Outline Review existing methodology for calculating BER based on linear system analysis. Link
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET F a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Infmation The IC6 74HC/HCT/HCU/HCMOS
More information8 PAM BER/SER Monte Carlo Simulation
xercise.1 8 PAM BR/SR Monte Carlo Simulation - Simulate a 8 level PAM communication system and calculate bit and symbol error ratios (BR/SR). - Plot the calculated and simulated SR and BR curves. - Plot
More informationE303: Communication Systems
E303: Communication Systems Professor A. Manikas Chair of Communications and Array Processing Imperial College London Principles of PCM Prof. A. Manikas (Imperial College) E303: Principles of PCM v.17
More informationPRODUCT DATA. Sound Intensity Calibrator Type 3541-A. Uses and Features
PRODUCT DATA Sound Intensity Calibrator Type 3541-A Type 3541-A enables calibration of sound intensity measuring instruments by using a coupler designed especially for sound intensity calibrations. Intensity-probe
More informationEE4512 Analog and Digital Communications Chapter 4. Chapter 4 Receiver Design
Chapter 4 Receiver Design Chapter 4 Receiver Design Probability of Bit Error Pages 124-149 149 Probability of Bit Error The low pass filtered and sampled PAM signal results in an expression for the probability
More informationECE 564/645 - Digital Communications, Spring 2018 Homework #2 Due: March 19 (In Lecture)
ECE 564/645 - Digital Communications, Spring 018 Homework # Due: March 19 (In Lecture) 1. Consider a binary communication system over a 1-dimensional vector channel where message m 1 is sent by signaling
More informationMM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer
MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines
More informationMethod A3 Interval Test Method
Method A3 Interval Test Method Description of the Methodology 003-004, Integrated Sciences Group, All Rights Reserved. Not for Resale ABSTRACT A methodology is described for testing whether a specific
More informationReciprocal Mixing: The trouble with oscillators
Reciprocal Mixing: The trouble with oscillators Tradeoffs in RX Noise Figure(Sensitivity) Distortion (Linearity) Phase Noise (Aliasing) James Buckwalter Phase Noise Phase noise is the frequency domain
More informationBASICS OF DETECTION AND ESTIMATION THEORY
BASICS OF DETECTION AND ESTIMATION THEORY 83050E/158 In this chapter we discuss how the transmitted symbols are detected optimally from a noisy received signal (observation). Based on these results, optimal
More informationISO INTERNATIONAL STANDARD
INTERNATIONAL STANDARD ISO 140-6 Second edition 1998-08-15 Acoustics Measurement of sound insulation in buildings and of building elements Part 6: Laboratory measurements of impact sound insulation of
More informationINTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 Jun 06 IC24 Data Handbook 1998 May 20 FEATURES Optimized for low voltage applicatio: 1.0 to 3.6 V Accepts TTL input levels between = 2.7 V and = 3.6 V Typical
More informationPulse-Code Modulation (PCM) :
PCM & DPCM & DM 1 Pulse-Code Modulation (PCM) : In PCM each sample of the signal is quantized to one of the amplitude levels, where B is the number of bits used to represent each sample. The rate from
More informationLIQUID CRYSTAL DISPLAY MODULE MODEL: NMTC-S16205DRGHS Customer s No.: None.
A July. 01, 07 1 / 19 LIQUID CRYSTAL DISPLAY MODULE MODEL: NMTC-S16205DRGHS Customer s No.: None. Acceptance Microtips Technology Inc. 12F. No.31 Lane 169, Kang Ning St., His-Chih, Taipei Hsien, Taiwan,
More informationDocument No: TR 12 Issue No: 1
ESTIMATION OF THE UNCERTAINTY OF MEASUREMENT BY CALIBRATION LABORATORIES AND SPECIFICATION OF CALIBRATION AND MEASUREMENT CAPABILITY ON SCHEDULES OF ACCREDITATION Prepared by: SADCAS Technical Manage Approved
More informationAddendum to ARI Standard , Air Terminals September 2002
Addendum to ARI Standard 880-98, Air Terminals September 2002 The September 2002 Addendum to ARI Standard 880-98, Air Terminals, is comprised of only the shaded portions shown, which has been incorporated
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET F a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Infmation The IC06 74HC/HCT/HCU/HCMOS
More informationLecture 15: Thu Feb 28, 2019
Lecture 15: Thu Feb 28, 2019 Announce: HW5 posted Lecture: The AWGN waveform channel Projecting temporally AWGN leads to spatially AWGN sufficiency of projection: irrelevancy theorem in waveform AWGN:
More informationST2L Very low quiescent current dual voltage regulator. Description. Features. Applications
Very low quiescent current dual voltage regulator Description Datasheet - production data Features DFN8 (5x6 mm) V O1 : fixed V O2 : adjustable from 1.25 to V I - V DROP Guaranteed current of output 1:
More informationDr. Cathy Liu Dr. Michael Steinberger. A Brief Tour of FEC for Serial Link Systems
Prof. Shu Lin Dr. Cathy Liu Dr. Michael Steinberger U.C.Davis Avago SiSoft A Brief Tour of FEC for Serial Link Systems Outline Introduction Finite Fields and Vector Spaces Linear Block Codes Cyclic Codes
More informationPowered-off Protection, 1, 1.8 V to 5.5 V, SPDT Analog Switch (2:1 Multiplexer)
DGE Powered-off Protection,,.8 V to 5.5 V, SPDT Analog Switch (: Multiplexer) DESCRIPTION The DGE is a high performance single-pole, double-throw (SPDT) analog switch designed for.8 V to 5.5 V operation
More informationSerDes_Channel_Impulse_Modeling_with_Rambus
SerDes_Channel_Impulse_Modeling_with_Rambus Author: John Baprawski; John Baprawski Inc. (JB) Email: John.baprawski@gmail.com Web sites: https://www.johnbaprawski.com; https://www.serdesdesign.com Date:
More informationCD4514BC CD4515BC 4-Bit Latched/4-to-16 Line Decoders
CD4514BC CD4515BC 4-Bit Latched/4-to-16 Line Decoders General Description The CD4514BC and CD4515BC are 4-to-16 line decoders with latched inputs implemented with complementary MOS (CMOS) circuits constructed
More information2N5545/46/47/JANTX/JANTXV
N//7/JANTX/JANTXV Monolithic N-Channel JFET Duals Product Summary Part Number V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS V GS Max (mv) N. to.. N. to.. N7. to.. Features Benefits Applications
More informationPowered-off Protection, 6, 1.8 V to 5.5 V, SPDT Analog Switch (2:1 Multiplexer)
Powered-off Protection,, 1. V to 5.5 V, SPDT Analog Switch (:1 Multiplexer) DESCRIPTION The is a high performance single-pole, double-throw (SPDT) analog switch designed for 1. V to 5.5 V operation with
More informationJitter Test Methods for 200GAUI-4 and 400GAUI-8
Jitter Test Methods for 200GAUI-4 and 400GAUI-8 Yasuo Hidaka Fujitsu Laboratories of America, Inc. IEEE P802.3bs Task Force Electrical Ad hoc, October 17, 2016 IEEE P802.3bs 200GbE and 400GbE Task Force
More informationChapter 6 Shielding. Electromagnetic Compatibility Engineering. by Henry W. Ott
Chapter 6 Shielding Electromagnetic Compatibility Engineering by Henry W. Ott 1 Forward A shield is a metallic partition placed between two regions of space. To maintain the integrity of the shielded enclosure,
More informationSGM7227 High Speed USB 2.0 (480Mbps) DPDT Analog Switch
GENERAL DECRIPTION The GM7227 is a high-speed, low-power double-pole/ double-throw (DPDT) analog switch that operates from a single 1.8V to 4.3V power supply. GM7227 is designed for the switching of high-speed
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. DS0026 Dual High-Speed MOS Driver General Description DS0026 is a low cost
More informationITU-T G khz audio-coding within 64 kbit/s
International Telecommunication Union ITU-T G.722 TELECOMMUNICATION STANDARDIZATION SECTOR OF ITU (9/212) SERIES G: TRANSMISSION SYSTEMS AND MEDIA, DIGITAL SYSTEMS AND NETWORKS Digital terminal equipments
More information3.3 V 64K X 16 CMOS SRAM
September 2006 Advance Information AS7C31026C 3.3 V 64K X 16 CMOS SRAM Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High
More informationSRAM AS5LC512K8. 512K x 8 SRAM 3.3 VOLT HIGH SPEED SRAM with CENTER POWER PINOUT. PIN ASSIGNMENT (Top View)
512K x 8 SRAM 3.3 VOLT HIGH SPEED SRAM with CENTER POWER PINOUT AVAILABLE AS MILITARY SPECIFICATIONS MIL-STD-883 for Ceramic Extended Temperature Plastic (COTS) FEATURES Ultra High Speed Asynchronous Operation
More informationINTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 May 15 IC24 Data Handbook 1998 Jun 23 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for low voltage applications: 1.0V to 3.6V Accepts TTL input levels
More informationECE 564/645 - Digital Communications, Spring 2018 Midterm Exam #1 March 22nd, 7:00-9:00pm Marston 220
ECE 564/645 - Digital Communications, Spring 08 Midterm Exam # March nd, 7:00-9:00pm Marston 0 Overview The exam consists of four problems for 0 points (ECE 564) or 5 points (ECE 645). The points for each
More informationMR48V256A GENERAL DESCRIPTION FEATURES PRODUCT FAMILY. PEDR48V256A-06 Issue Date: Oct. 17, 2011
32,768-Word 8-Bit FeRAM (Ferroelectric Random Access Memory) PEDR48V256A-06 Issue Date: Oct. 17, 2011 GENERAL DESCRIPTION The is a nonvolatile 32,768-word x 8-bit ferroelectric random access memory (FeRAM)
More informationSERIALLY PROGRAMMABLE CLOCK SOURCE. Features
DATASHEET ICS307-03 Description The ICS307-03 is a dynamic, serially programmable clock source which is flexible and takes up minimal board space. Output frequencies are programmed via a 3-wire SPI port.
More informationEvery time has a value associated with it, not just some times. A variable can take on any value within a range
Digital Logic Circuits Binary Logic and Gates Logic Simulation Boolean Algebra NAND/NOR and XOR gates Decoder fundamentals Half Adder, Full Adder, Ripple Carry Adder Analog vs Digital Analog Continuous»
More informationLaboratory 11 Control Systems Laboratory ECE3557. State Feedback Controller for Position Control of a Flexible Joint
Laboratory 11 State Feedback Controller for Position Control of a Flexible Joint 11.1 Objective The objective of this laboratory is to design a full state feedback controller for endpoint position control
More informationComparison test case study using Zebax ZX200 vs. Agilent N1080A HDMI test fixture ( aka. Test board )
Zebax Technologies Santa Cruz, CA U.S.A ( 4 8 ) 2 2 2 7 7 www.zebax.com DOCUMENT : ZX2-AC-N8A SUBJECT: ZX2 Vs Agilent N8A Comparison test case study using Zebax ZX2 vs. Agilent N8A HDMI test fixture (
More informationCD4723BM CD4723BC Dual 4-Bit Addressable Latch CD4724BM CD4724BC 8-Bit Addressable Latch
CD4723BM CD4723BC Dual 4-Bit Addressable Latch CD4724BM CD4724BC 8-Bit Addressable Latch General Description The CD4723B is a dual 4-bit addressable latch with common control inputs including two address
More informationPredicting BER to Very Low Probabilities
Predicting BER to Very Low Probabilities IBIS Summit, DAC, Anaheim, CA June 15, 2010 0.25 0.2 0.15 0.1 0.05 0-0.05-0.1 Arpad Muranyi arpad_muranyi@mentor.com Vladimir Dmitriev-Zdorov -0.15-0.2-0.25-0.5-0.4-0.3-0.2-0.1
More informationDS0026 Dual High-Speed MOS Driver
Dual High-Speed MOS Driver General Description DS0026 is a low cost monolithic high speed two phase MOS clock driver and interface circuit. Unique circuit design provides both very high speed operation
More informationLab 5 AC Concepts and Measurements II: Capacitors and RC Time-Constant
EE110 Laboratory Introduction to Engineering & Laboratory Experience Lab 5 AC Concepts and Measurements II: Capacitors and RC Time-Constant Capacitors Capacitors are devices that can store electric charge
More informationCD4013BC Dual D-Type Flip-Flop
Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors. Each
More informationCD4028BC BCD-to-Decimal Decoder
BCD-to-Decimal Decoder General Description The is a BCD-to-decimal or binary-to-octal decoder consisting of 4 inputs, decoding logic gates, and 10 output buffers. A BCD code applied to the 4 inputs, A,
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS
More informationCase Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:
+SCOPE: TTL COMPATIBLE CMOS ANALOG SWITCHES Device Type Generic Number 0 DG300A(x)/883B 02 DG30A(x)/883B 03 DG302A(x)/883B 04 DG303A(x)/883B Case Outline(s). The case outlines shall be designated in Mil-Std-835
More informationBulk Metal Foil Technology Power and Current Sensing Resistors with TCR of 2 ppm/ C, Tolerance to ± 0.01 % and power up to 10 W
Bulk Metal Foil Technology Power and Current Sensing Resistors with TCR of 2 ppm/ C, Tolerance to ± 0.01 % and power up to 10 W Any value available within resistance range The basic features of Vishay
More informationCommunication Engineering Prof. Surendra Prasad Department of Electrical Engineering Indian Institute of Technology, Delhi
Communication Engineering Prof. Surendra Prasad Department of Electrical Engineering Indian Institute of Technology, Delhi Lecture - 41 Pulse Code Modulation (PCM) So, if you remember we have been talking
More informationITTC Recommended Procedures
7.5-0 -03-0. Page of 6 CONTENTS PURPOSE OF PROCEDURE EXAMPLE FOR OPEN WATER TEST. Test Design. Measurement System and Procedure.3 Uncertainty Analysis.3. ias Limit.3.. Propeller Geometry.3.. Speed of advance
More informationThe output voltage is given by,
71 The output voltage is given by, = (3.1) The inductor and capacitor values of the Boost converter are derived by having the same assumption as that of the Buck converter. Now the critical value of the
More informationMethod of Measuring Machinery Sound Within an Equipment Space
ANSI/AHRI Standard 575 (Formerly ARI Standard 575) 2008 Standard for Method of Measuring Machinery Sound Within an Equipment Space Price $15.00 (M) $30.00 (NM) Printed in U.S.A. 8Copyright 1994, by Air-Conditioning
More informationCS6956: Wireless and Mobile Networks Lecture Notes: 2/4/2015
CS6956: Wireless and Mobile Networks Lecture Notes: 2/4/2015 [Most of the material for this lecture has been taken from the Wireless Communications & Networks book by Stallings (2 nd edition).] Effective
More informationOrbit and Transmit Characteristics of the CloudSat Cloud Profiling Radar (CPR) JPL Document No. D-29695
Orbit and Transmit Characteristics of the CloudSat Cloud Profiling Radar (CPR) JPL Document No. D-29695 Jet Propulsion Laboratory California Institute of Technology Pasadena, CA 91109 26 July 2004 Revised
More informationObjectives of Image Coding
Objectives of Image Coding Representation of an image with acceptable quality, using as small a number of bits as possible Applications: Reduction of channel bandwidth for image transmission Reduction
More informationUT54ACS164E/UT54ACTS164E 8-Bit Shift Registers January, 2018 Datasheet
UT54AS164E/UT54ATS164E 8-Bit Shift egisters January, 2018 Datasheet The most important thing we build is trust FEATUES AND-gated (enable/disable) serial inputs Fully buffered clock and serial inputs Direct
More informationLine Spectra and their Applications
In [ ]: cd matlab pwd Line Spectra and their Applications Scope and Background Reading This session concludes our introduction to Fourier Series. Last time (http://nbviewer.jupyter.org/github/cpjobling/eg-47-
More informationMM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter
4-Bit Decade Counter 4-Bit Binary Counter General Description The MM74C90 decade counter and the MM74C93 binary counter and complementary MOS (CMOS) integrated circuits constructed with N- and P-channel
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. September 2001 S7C256 5V/3.3V 32K X 8 CMOS SRM (Common I/O) Features S7C256
More informationMulti-Input Multi-Output Systems (MIMO) Channel Model for MIMO MIMO Decoding MIMO Gains Multi-User MIMO Systems
Multi-Input Multi-Output Systems (MIMO) Channel Model for MIMO MIMO Decoding MIMO Gains Multi-User MIMO Systems Multi-Input Multi-Output Systems (MIMO) Channel Model for MIMO MIMO Decoding MIMO Gains Multi-User
More informationOpen loop control on large stroke MEMS deformable mirrors
Open loop control on large stroke MEMS deformable mirrors Alioune Diouf 1, Thomas G. Bifano 1, Andrew P. Legendre 1, Yang Lu 1, Jason B. Stewart 2 1 Boston University Photonics Center, 8 Saint Mary s Street,
More informationA Systematic Description of Source Significance Information
A Systematic Description of Source Significance Information Norbert Goertz Institute for Digital Communications School of Engineering and Electronics The University of Edinburgh Mayfield Rd., Edinburgh
More informationHCMOS 7x5mm SMD Oscillator O7HS (former F4500, F4400, F4100 Series) DATASHEET
Supply Voltages:.8V, 2.5V, 3.3V.8V ELECTRICAL CHARACTERISTICS Range (F O ) 0.02 ~ 60.000 MHz -55 ~ +25 C Supply Voltage (V DD ).8V±5% 0.02 ~ 32.000 MHz >32.000 ~ 70.000 MHz >70.000 ~ 20.000 MHz >20.000
More information10GBASE-T PCS details and Precoding
10GBASE-T PCS details and Precoding with additions of 24Jan05 IEEE P802.3an Task Force Vancouver, January 26-28, 2005 Gottfried Ungerboeck 1 IEEE P802.3an Nov 2004 Plenary CRC and Scrambling - in which
More informationPresenters. Time Domain and Statistical Model Development, Simulation and Correlation Methods for High Speed SerDes
JANUARY 28-31, 2013 SANTA CLARA CONVENTION CENTER Time Domain and Statistical Model Development, Simulation and Correlation Methods or High Speed SerDes Presenters Xingdong Dai Fangyi Rao Shiva Prasad
More informationINTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook
INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger 1997 Apr 07 IC24 Data Handbook FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for Low Voltage applications: 1.0 to 3.6V
More informationMulti-Input Multi-Output Systems (MIMO) Channel Model for MIMO MIMO Decoding MIMO Gains Multi-User MIMO Systems
Multi-Input Multi-Output Systems (MIMO) Channel Model for MIMO MIMO Decoding MIMO Gains Multi-User MIMO Systems Multi-Input Multi-Output Systems (MIMO) Channel Model for MIMO MIMO Decoding MIMO Gains Multi-User
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET F a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Infmation The IC6 74HC/HCT/HCU/HCMOS
More informationThis examination consists of 11 pages. Please check that you have a complete copy. Time: 2.5 hrs INSTRUCTIONS
THE UNIVERSITY OF BRITISH COLUMBIA Department of Electrical and Computer Engineering EECE 564 Detection and Estimation of Signals in Noise Final Examination 6 December 2006 This examination consists of
More informationLow Drop Voltage Regulator TLE 4295
Low Drop Voltage Regulator TLE 4295 Features Four versions: 2.6 V, 3.0 V, 3.3 V, 5.0 V tolerance ±4% Very low drop voltage Output current: 30 ma Power fail output Low quiescent current consumption Wide
More informationChapter 11: WinTDR Algorithms
Chapter 11: WinTDR Algorithms This chapter discusses the algorithms WinTDR uses to analyze waveforms including: Bulk Dielectric Constant; Soil Water Content; Electrical Conductivity; Calibrations for probe
More informationSummary: ISI. No ISI condition in time. II Nyquist theorem. Ideal low pass filter. Raised cosine filters. TX filters
UORIAL ON DIGIAL MODULAIONS Part 7: Intersymbol interference [last modified: 200--23] Roberto Garello, Politecnico di orino Free download at: www.tlc.polito.it/garello (personal use only) Part 7: Intersymbol
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET F a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Infmation The IC6 74C/CT/CU/CMOS ogic
More informationEE Introduction to Digital Communications Homework 8 Solutions
EE 2 - Introduction to Digital Communications Homework 8 Solutions May 7, 2008. (a) he error probability is P e = Q( SNR). 0 0 0 2 0 4 0 6 P e 0 8 0 0 0 2 0 4 0 6 0 5 0 5 20 25 30 35 40 SNR (db) (b) SNR
More information74LV393 Dual 4-bit binary ripple counter
INTEGRATED CIRCUITS Supersedes data of 1997 Mar 04 IC24 Data Handbook 1997 Jun 10 FEATURES Optimized for Low Voltage applications: 1.0 to.6v Accepts TTL input levels between V CC = 2.7V and V CC =.6V Typical
More information