A thermalization energy analysis of the threshold voltage shift in amorphous indium
|
|
- Sharon Thompson
- 5 years ago
- Views:
Transcription
1 A thermalization energy analysis of the threshold voltage shift in amorphous indium gallium zinc oxide thin film transistors under positive gate bias stress K. M. Niang, 1 P. M. C. Barquinha, 2 R. F. P. Martins, 2 B. Cobb, 3 M. J. Powell, 4 and A. J. Flewitt 1,a 1. Electrical Engineering Division, Cambridge University, J J Thomson Avenue, Cambridge CB3 0FA, United Kingdom 2. i3n/cenimat, Department of Materials Science, Faculty of Science and Technology, Universidade NOVA de Lisboa and CEMOP/UNINOVA, Campus de Caparica, Caparica, Portugal 3. Holst Centre/TNO, High Tech Campus 31, 5656AE Eindhoven, The Netherlands , Valley Drive, Kendal LA9 7SL, United Kingdom ABSTRACT Thin film transistors (TFTs) employing an amorphous indium gallium zinc oxide (a-igzo) channel layer exhibit a positive shift in the threshold voltage under the application of positive gate bias stress (PBS). The time and temperature dependence of the threshold voltage shift was measured and analysed using the thermalization energy concept. The peak energy barrier to defect conversion is extracted to be 0.75 ev and the attempt-toescape frequency is extracted to be 10 7 s 1. These values are in remarkable agreement with measurements in a-igzo TFTs under negative bias illumination stress (NBIS) reported recently (A. J. Flewitt and M. J. Powell, J. Appl. Phys. 115, (2014)). This suggests that the same physical process is responsible for both PBS and NBIS, and supports the oxygen vacancy defect migration model that the authors have previously proposed. a Author to whom correspondence should be addressed. Electronic address: ajf@eng.cam.ac.uk. -1-
2 Amorphous indium gallium zinc oxide (a-igzo) has been widely recognized as a promising alternative to hydrogenated amorphous silicon (a-si:h) for the semiconducting channel in thin film transistors (TFTs) for display applications. This is due to the high field effect mobility, high transparency, and possibility of low temperature deposition which makes a-igzo suitable for flexible substrates such as plastic and paper. 1,2 Particular attention has been paid to TFT stability which is vitally important for commercial exploitation. In devices fabricated with a high-quality gate dielectric and low defect density interfaces, a-igzo TFTs exhibit a positive shift in the threshold voltage (Vth) under positive bias stress (PBS), 3-5 a negative shift under a negative gate bias illumination stress (NBIS), 6,7 and almost no shift under negative gate bias in the dark. Possible mechanisms for threshold voltage shifts include a change in the defect distribution in the channel semiconductor or charge trapping in the gate insulator and/or at the insulator-channel interface. The time and temperature dependence of the threshold voltage shift during stress and recovery has been generally fitted to a stretched exponential model, where the time constant and the stretch parameter have been extracted. 3-7 These values vary largely owing to the different stress conditions used. Moreover these parameters do not directly offer further insights into threshold voltage shift mechanisms and additional electrical measurement 7 or device simulation 5 are often employed in an attempt to gain some further physical understanding. On the other hand, a thermalization energy analysis allows two parameters with some physical interpretation to be extracted from bias stress data: the distribution of energy barriers to the bias stress process, and an associated attempt-to-escape frequency which is related to charge carrier localization. 8 Such an analysis has previously been used to describe a microscopic model for defect creation which explains the threshold voltage shift in a-si:h TFTs under bias stress The concept of the thermalization energy starts with the assumption that a material contains a number of sites which may be converted into defects by some means (a gate bias, for -2-
3 example). Each site has a particular energy barrier to the conversion process, and so the material as a whole will have a distribution of energy barriers, DD(EE). An attempt is made to overcome this energy barrier at each site ν times per second, and this is known as the attempt-to-escape frequency. To a first-order approximation, after a time, t, and at a temperature T, all the states with an energy barrier less than or equal to the thermalization energy, Eth = kbt ln(νt) (1) will have been converted to defects (i.e. sites with the lowest energy barrier are statistically likely to be converted most quickly). Here, kb is the Boltzmann constant. In this way, the time and temperature dependence of the threshold voltage shift is correlated to energy and that energy can be represented in a distribution curve. The maximum of this distribution is a measure of the energy barrier to the threshold voltage shift process and ν is the frequency of the attempts made to overcome this barrier. Recently, Flewitt and Powell applied this analysis to a-igzo TFTs under NBIS. They extracted an energy barrier of ev and an attempt-to-escape frequency of s 1, and based on these results they proposed an oxygen vacancy defect migration model to explain the threshold voltage shift process in a-igzo TFTs under NBIS which they suggested should be valid for PBS also. 12 However, their work did not include a thermalization energy analysis of experimental PBS data; this is the subject of this paper. The a-igzo TFTs subjected to PBS have a bottom-gate structure consisting of a 30 nm a- IGZO channel layer deposited by rf magnetron sputtering from a 2:1:2 In2O3:Ga2O3:ZnO target and 200 nm PECVD SiNx deposited at 180 C. The source and drain contacts are made from a Ti/Au double layer deposited by e-beam evaporation, while the gate electrode is a 100 nm thick sputtered Mo layer. The back channel of the TFTs is passivated with a spin-coated SU-8 layer. -3-
4 The channel width and length are 90 µm and 15 µm respectively (W/L = 6). The device operates in accumulation mode with a threshold voltage of 1.1 V, a field effect mobility of 37 cm 2 V 1 s 1 (at VDS = 0.1V), a switching ratio over 10 9 and a sub-threshold slope of 0.3 V dec 1. Before the bias stress experiments, the devices were annealed at 200 C for 1 hour in order to equilibrate the defect density in the channel material. The gate transfer characteristics of the devices were then measured at room temperature using a Wentworth probe station inside a Faraday cage with a HP4140B dual voltage source picoammeter. The device was then heated to the bias stressing temperature using a low noise HP6642A DC power supply and resistive heater. The temperature was measured with a K-type thermocouple. An electric field of 1 MV cm 1 over and above the threshold electric field was then applied across the gate insulator in order to have the same bandtail carrier density in all samples during bias stressing. The drain-source current, IDS, was measured as a function of time whilst applying a drain-source voltage, VDS, of 0.1 V. A low VDS was used to minimize any perturbation to the uniform field in the dielectric layer produced by the stressing gate-source voltage, VGS. Gate transfer measurements were performed at the start and end of each bias stress measurement, and measurements were made at temperatures of 65, 85 and 105 C for times up to 80,000 s. Between measurements at different temperatures, the device was annealed again at 200 C for 1 hour with no applied bias to restore its initial conditions. It should be noted that the same device was used repeatedly to give the bias stress data presented to allow straightforward comparison, although many measurements have been made of a number of such devices. Figure 1 shows the gate transfer characteristics of the a-igzo TFT at the start and end of the bias stress performed at 65, 85 and 105 C. The drain-source current measured as a function of stressing time is shown in the inset of Fig. 1. At 65 C, the threshold voltage, which is ~1 V -4-
5 initially, is increased to the stressing voltage of 20 V after ~80,000 s. As expected, increasing the temperature decreases the time taken to reach the stressing voltage, taking only ~ 50,000 s at 85 C and ~ 10,000 s at 105 C. The parallel transfer curves above threshold before and after the stress measurements indicate that no degradation of the device occurs due to bias stress (i.e. there is no structural change in the a-igzo material). Figure 2 shows the normalised threshold voltage shift, Vn(t), as a function of gate bias stressing time. Vn(t) is defined by Vth ( t) Vth ( 0) Vn ( t) = (2) V ( ) V ( 0) th th where Vth(t) is the threshold voltage after some stressing time t, Vth(0) is the threshold voltage before stressing and Vth( ) is the value to which the threshold voltage is tending after a long stressing time. The normalised threshold voltage shift can in turn be presented as a function of energy using Eq. 1 as shown in Fig. 3(a). The fit parameter, ν, is determined by systematically trying different values for ν in Eq. 1 and replotting the Vn(t) data as a function of energy. If the value for ν is incorrect then the Vn(t) curves for the three temperatures will not overlap. Figure 3(a) shows that an optimal overlap occurs for ν = 10 7 s 1 in this study. Also shown as a solid line is the stressing data fitted to a stretched hyperbola 9 V 2 ( ) 1 exp th A n t = + 1 (3) E E k BT0 where EA and kbt0 represent a measure of the characteristic energy barrier for the process and the width of the energy distribution. As the threshold voltage shift is a cumulative process (all sites with an energy barrier less than or equal to Eth are converted), then the distribution of energy barriers DD(EE) is obtained in Fig 3(b) by differentiating the curves in Fig. 3(a). A peak value Emax of 0.75 ev and a full width at half maximum ~0.1 ev are obtained. These values are compared -5-
6 with those previously extracted for NBIS in a-igzo in Table I. The most remarkable feature of these results is that the attempt-to-escape frequency and peak energy are the same for both processes. This suggests that the same fundamental mechanism is responsible in both cases. The authors have previously considered the processes that might be responsible for bias stress effects in a-igzo TFTs, and set out five key features that any microscopic model must explain. 12 With some minor refinement in the light of the quantitative thermalization energy analysis of PBS experimental data in this study, these are: 1. a negative shift in the threshold voltage occurs for negative gate bias and a positive shift occurs for positive gate bias; 2. illumination with light is required to induce a negative threshold voltage shift, whereas positive threshold voltage shifts occur both with and without illumination; 3. the threshold voltage shift is metastable, and the rate of shift is strongly temperaturedependent in the range from room temperature up to ~400 K when structural changes are not occurring; 4. the energy barrier to the instability mechanism is ~0.75 ev; and 5. there is an attempt-to-escape frequency of ~10 7 s 1 associated with the instability process. The authors then proposed an oxygen vacancy migration model. The key feature of the model is that, unlike in a-si:h, the threshold voltage shift in a-igzo TFTs is not due to a defect creation process, but to a change in the energy distribution of states in the band gap upon defect migration. Under PBS, the field-induced electrons encourage the conversion of charged VO 2+ oxygen vacancy states in the upper part of the band gap to uncharged VO oxygen vacancy states in the lower part of the band gap, with the energy barrier to the process being caused by the need for an oxygen 2 ion to migrate through an intermediate interstitial state. The number of defect states in the lower part of the band gap (called De states) is increased while those in the upper -6-
7 part of the band gap (called Dh states) is decreased by the same amount. The process may be summarised as Dh 2+ + [O( M)n + 2e] Dh 2+ + Oi 2 +De O( M)n + De (4) where O( M)n is an n-coordinated oxygen atom neighbouring the Dh site, [O( M)n + 2e] represents electron localization close to such a site, and Oi 2 is an oxygen ion migrating through an interstitial (barrier) site. This rearrangement of the defect pool affects the Fermi level and, in this case, the increase of states in the lower part of the band gap pulls the Fermi level away from the conduction band when the gate bias is removed, thus resulting in a positive threshold voltage shift, as observed experimentally. The reverse process (which is dominant in NBIS) is expressed as De + [O( M)n + 2h] De + Oi +Dh 2+ O( M)n + Dh 2+ (5) Carrier localization close to the defect migration site is always necessary. Under no bias and in equilibrium, the reaction rate of both processes in Eq. 4 and 5 are the same, and so there is no change in the net distribution of defect states in the band gap. However, under PBS, the positive gate bias moves the Fermi level towards the conduction band edge, resulting in the increased occupation of conduction band tail states, which are localized states, and the process in Eq. 4 is favoured over that in Eq. 5. De sites are formed at the expense of Dh sites. Under NBS, the Fermi level remains in the upper part of the band gap due to the high charge neutrality level, and so hole localization, as required in Eq. 5, does not occur, and no change in the defect distribution results. It is only upon illumination that the quasi Fermi level for holes is moved into the lower part of the band gap and hole localization occurs, leading to a negative threshold voltage shift, as observed experimentally. As shown pictorially by the authors in Fig. 4 of Ref. 12, the barrier to defect redistribution is always the movement of an oxygen atom or ion through an interstitial site in this -7-
8 model, and this should determine the energy barrier for the process. The peak in the energy barrier distribution for NBIS and PBS is extracted to be ~0.75 ev in both cases, but there is a difference in the width of the energy distribution for the two cases. The full width at half maximum (FWHM), which is ~kbt0, is ~0.1 ev in PBS but ~0.25 ev in NBIS (Table I). A key difference between the two processes in the vacancy migration model is that PBS requires the movement of an O 2 ion whereas in NBIS the migrating oxygen atom is uncharged. Robertson and Guo have used ab initio modelling to calculate the oxygen interstitial formation energy for the most stable position in a-igzo. 13 The formation energy of an uncharged interstitial is ~0.6 ev and is independent of the Fermi energy, whereas that for the interstitial with a 2 charge varies with Fermi energy from a maximum of ~0.6 ev. This suggests that the charged ion is more sensitive to variations in local disorder, and that this results in the greater width of the energy distribution for NBIS compared with PBS, but the magnitude of the energy barrier is similar, as measured in this work. The observation that the attempt-to-escape frequency is also approximately the same for PBS and NBIS (~10 7 s 1 ) suggests that the charge localization length for both processes (Eqs. 4 and 5) is similar. The measured attempt-to-escape frequency is approximately a factor of 10 6 smaller than phonon frequencies (~10 13 s 1 ), and so localization volume is larger by a similar factor compared with the volume of space occupied by an electron in a bond, meaning that localization length is increased by ~10 2. Therefore, assuming bond lengths ~0.1 nm, this gives a localisation length ~10 nm for both processes. 8 Kamiya et al. have investigated carrier transport in disordered amorphous oxide semiconductors. 14 They find that transport is best described by a percolation model in which carriers have to overcome barriers to conduction of varying height which are separated by a characteristic length, Li. Their observations suggest that Li must be much greater than the mean free path of the carriers, which is less than ~1 nm for electrons
9 Our experimental results are consistent with this model and we conclude that the localized electrons and holes in the [O( M)n + 2e] and [O( M)n + 2h] states are both confined by the same spatial regions, between the transport barriers, defined by Li. Therefore, the localization length and hence measured attempt-to-escape frequency for both NBIS and PBS are the same. In conclusion, stressing of a-igzo TFTs under positive gate bias (PBS) has been performed, and a thermalization energy analysis applied to extract quantitative information about the energetics of the process involved. Both the energy barrier and attempt-to-escape frequency extracted for PBS are the same as the values extracted in a previous analysis of NBIS data. This suggests that the same microscopic process is responsible for both effects. This is consistent with an oxygen vacancy migration model for instability in a-igzo TFTs that has been previously proposed by the authors. The model is also consistent with the increased width of the distribution of energy barriers for NBIS compared with PBS that is measured. The research leading to these results has received funding from the European Community s 7th Framework Programme under grant agreement NMP3-LA Financial support of the European Commission is therefore gratefully acknowledged. The work has also received funding from FEDER through the COMPETE 2020 Programme and National Funds through FCT Portuguese Foundation for Science and Technology under the Project No. UID/CTM/50025/ E. Fortunato, P. Barquinha, and R. Martins, Adv. Mater. 24, 2945 (2012). 2 K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, Nature 432, 488 (2004). 3 J.-M. Lee, I.-T. Cho, J.-H. Lee, and H.-I. Kwon, Appl. Phys. Lett. 93, (2008). -9-
10 4 M. E. Lopes, H. L. Gomes, M. C. R. Medeiros, P. Barquinha, L. Pereira, E. Fortunato, R. Martins, and I. Ferreira, Appl. Phys. Lett. 95, (2009). 5 K. Nomura, T. Kamiya, M. Hirano, and H. Hosono, Appl. Phys. Lett. 95, (2009). 6 M. D. H. Chowdhury, P. Migliorato, and J. Jang, Appl. Phys. Lett. 98 (2011). 7 M. D. H. Chowdhury, P. Migliorato, and J. Jang, Appl. Phys. Lett. 102, (2013). 8 R. B. Wehrspohn, S. C. Deane, I. D. French, and M. J. Powell, Thin Solid Films 383, 117 (2001). 9 S. Deane, R. Wehrspohn, and M. Powell, Phys. Rev. B 58, (1998). 10 R. Wehrspohn, M. Powell, S. Deane, I. French, and P. Roca I Cabarrocas, Appl. Phys. Lett. 77, 750 (2000). 11 R. B. Wehrspohn, S. F. Lin, A. J. Flewitt, W. I. Milne, and M. J. Powell, J. Appl. Phys. 98, (2005). 12 A. J. Flewitt and M. J. Powell, J. Appl. Phys. 115, (2014). 13 J. Robertson and Y. Guo, Appl. Phys. Lett. 104, (2014). 14 T. Kamiya, K. Nomura, and H. Hosono, Appl. Phys. Lett. 96, (2010). -10-
11 Type of TFT Type of Stress ν [s 1 ] E max [ev] k B T 0 [ev] a-igzo BG TFT PBS ~0.1 a-igzo BG TFT NBIS ~0.25 Table I. Comparison of the attempt-to-escape frequency, peak energy and width of the distribution of energy barriers to the threshold voltage shift process for a-igzo bottom gate (BG) TFTs under PBS (data from this work) and NBIS (data from Ref. 12). -11-
12 I DS [µa] I DS [µa] V GS [V] At 0 s I DS [µa] o C 85 o C 105 o C At 80 ks for 65 o C At 50 ks for 85 o C At 10 ks for 105 o C Time [s] V GS [V] Fig. 1. Gate transfer characteristics before and after gate bias stressing of a-igzo BG TFTs at temperatures of 65, 85 and 105 C. Shown inset left is the same data plotted on a logarithmic current axis and shown inset right is the corresponding drain source current, I DS as a function of bias stressing time. -12-
13 C 85 C 105 C V n Time [s] Fig. 2. The normalised threshold voltage shift as a function of bias stressing time at temperatures of 65, 85 and 105 C. -13-
14 1.0 (a) V n d Vn / de [ev -1 ] Fig. 3. (a) The normalised threshold voltage shift as a function of thermalization energy at temperatures of 65, 85 and 105 C. The optimal overlap is achieved with an attempt-to-escape frequency, ν = 10 7 s 1. The solid line is a fit (R 2 = 0.982) based on a stretched hyperbola. (b) shows the corresponding derivatives with respect to the thermalization energy. The solid line is a fit based on the derivative of a stretched hyperbola C 85 C 105 C 12 (b) Thermalization Energy [ev] -14-
15 -15-
TRANSPARENT oxide thin-film transistors (TFTs) are of
112 IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 11, NO. 1, MARCH 2011 Analysis of Bias Stress Instability in Amorphous InGaZnO Thin-Film Transistors Edward Namkyu Cho, Student Member, IEEE,
More informationMETA-STABILITY EFFECTS IN ORGANIC BASED TRANSISTORS
META-STABILITY EFFECTS IN ORGANIC BASED TRANSISTORS H. L. Gomes 1*, P. Stallinga 1, F. Dinelli 2, M. Murgia 2, F. Biscarini 2, D. M. de Leeuw 3 1 University of Algarve, Faculty of Sciences and Technology
More informationKinetics of defect creation in amorphous silicon thin film transistors
JOURNAL OF APPLIED PHYSICS VOLUME 93, NUMBER 9 1 MAY 23 Kinetics of defect creation in amorphous silicon thin film transistors R. B. Wehrspohn a) Max-Planck-Institute of Microstructure Physics, Weinberg
More informationHigh operational stability of n-type organic transistors based on Naphthalene Bisimide
High operational stability of n-type organic transistors based on Naphthalene Bisimide Maria C.R. de Medeiros, Izabela Tszydel 2, Tomasz Marszalek 2, 3, Malgorzata Zagorska 2, Jacek Ulanski 2, Henrique
More informationDefects in Semiconductors
Defects in Semiconductors Mater. Res. Soc. Symp. Proc. Vol. 1370 2011 Materials Research Society DOI: 10.1557/opl.2011. 771 Electronic Structure of O-vacancy in High-k Dielectrics and Oxide Semiconductors
More informationECE 340 Lecture 39 : MOS Capacitor II
ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis Things you should know when you leave Key Questions What are the effects
More informationStudy of dynamics of charge trapping in a-si:h/sin TFTs
Study of dynamics of charge trapping in a-si:h/sin TFTs A.R.Merticaru, A.J.Mouthaan, F.G.Kuper University of Twente P.O.Box 217, 7500 AE Enschede Phone:+31 53 4892754 Fax: +31 53 4891034 E-mail: a.r.merticaru@el.utwente.nl
More informationKeywords: thin-film transistors, organic polymers, bias temperature stress, electrical instabilities, transient regime.
Time dependence of organic polymer thin-film transistors current Sandrine Martin *, Laurence Dassas, Michael C. Hamilton and Jerzy Kanicki University of Michigan, Solid-State Electronics Laboratory, Department
More informationEnhancing the Performance of Organic Thin-Film Transistor using a Buffer Layer
Proceedings of the 9th International Conference on Properties and Applications of Dielectric Materials July 19-23, 29, Harbin, China L-7 Enhancing the Performance of Organic Thin-Film Transistor using
More informationHigh Performance, Low Operating Voltage n-type Organic Field Effect Transistor Based on Inorganic-Organic Bilayer Dielectric System
Journal of Physics: Conference Series PAPER OPEN ACCESS High Performance, Low Operating Voltage n-type Organic Field Effect Transistor Based on Inorganic-Organic Bilayer Dielectric System To cite this
More informationSemiconductor Polymer
Semiconductor Polymer Organic Semiconductor for Flexible Electronics Introduction: An organic semiconductor is an organic compound that possesses similar properties to inorganic semiconductors with hole
More informationNon-Arrhenius conduction due to the interface-trap-induced disorder in X-doped amorphous InXZnO thin-film transistors
Non-Arrhenius conduction due to the interface-trap-induced disorder in X-doped amorphous InXZnO thin-film transistors Mohammed Benwadih, 1)* J.A. Chroboczek, 2) Gérard Ghibaudo, 2) Romain Coppard, 1) and
More informationEffect of Illumination on Organic Polymer Thin-Film Transistors
Mat. Res. Soc. Symp. Proc. Vol. 771 2003 Materials Research Society L10.17.1 Effect of Illumination on Organic Polymer Thin-Film Transistors Michael C. Hamilton, Sandrine Martin, and Jerzy Kanicki 1 Solid-State
More informationUniversity of Groningen
University of Groningen Localized tail state distribution and hopping transport in ultrathin zinc-tin-oxide thin film transistor Li, Jeng-Ting; Liu, Li-Chih; Chen, Jen-Sue; Jeng, Jiann-Shing; Liao, Po-Yung;
More informationTHE AMORPHOUS InGaZnO 4 (a-igzo) thin-film transistor
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 58, NO. 4, APRIL 2011 1121 Electrical and Photosensitive Characteristics of a-igzo TFTs Related to Oxygen Vacancy Jianke Yao, Ningsheng Xu, Shaozhi Deng, Jun
More informationGeneration±recombination noise studied in hydrogenated amorphous silicon
Journal of Non-Crystalline Solids 266±269 (2000) 232±236 www.elsevier.com/locate/jnoncrysol Generation±recombination noise studied in hydrogenated amorphous silicon P.A.W.E. Verleg, Jaap I. Dijkhuis *
More informationFundamentals of the Metal Oxide Semiconductor Field-Effect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationEnergy position of the active near-interface traps in metal oxide semiconductor field-effect transistors on 4H SiC
Energy position of the active near-interface traps in metal oxide semiconductor field-effect transistors on 4H SiC Author Haasmann, Daniel, Dimitrijev, Sima Published 2013 Journal Title Applied Physics
More informationCOMPACT I-V MODEL FOR AMORPHOUS OXIDE TFTs
COMPACT I-V MODEL FOR AMORPHOUS OXIDE TFTs Benjamin Iñiguez 1, Alejandra Castro-Carranza 1, Muthupandian Cheralathan 1, Slobodan Mijalkovic 2, Pedro Barquinha 3, Rodrigo Martins 3, Elvira Fortunato 3,
More informationDegradation Mechanisms of Amorphous InGaZnO Thin-Film Transistors Used in Foldable Displays by Dynamic Mechanical Stress
170 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 1, JANUARY 2017 Degradation Mechanisms of Amorphous InGaZnO Thin-Film Transistors Used in Foldable Displays by Dynamic Mechanical Stress Sang Myung
More informationRole of Self-Assembled Monolayers on Improved Electrical. Stability of Amorphous In-Ga-Zn-O Thin-Film Transistors
Role of Self-Assembled Monolayers on Improved Electrical Stability of Amorphous In-Ga-Zn-O Thin-Film Transistors Xiaosong Du, 1 Brendan T. Flynn, 1 Joshua R. Motley, 1 William F. Stickle, 2 Hendrik Bluhm,
More informationAccurate modeling of amorphous Indium-Gallium-Zinc-Oxide TFTs deposited on plastic foil
Accurate modeling of amorphous Indium-Gallium-Zinc-Oxide TFTs deposited on plastic foil Matteo Ghittorelli, Fabrizio Torricelli, Zsolt Miklos Kovács-Vajna, and Luigi Colalongo Department of Information
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationSpring Semester 2012 Final Exam
Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters
More informationANALYSIS AND MODELING OF 1/f NOISE IN IGZO TFTS
ANALYSIS AND MODELING OF 1/f NOISE IN IGZO TFTS Gerard Uriarte, Wondwosen E. Muhea, Benjamin Iñiguez Dep. of Electronic Engineering, University Rovira i Virgili, Tarragona (Spain) Thomas Gneiting AdMOS
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationThreshold Voltage Instability and Relaxation in Hydrogenated Amorphous Silicon Thin Film Transistors
Threshold Voltage Instability and Relaxation in Hydrogenated Amorphous Silicon Thin Film Transistors by Arash Akhavan Fomani A thesis presented to the University of Waterloo in fulfillment of the thesis
More informationBias stress stability of zinc-tin-oxide thin-film transistors with Al 2 O 3 gate dielectrics
Bias stress stability of zinc-tin-oxide thin-film transistors with Al 2 O 3 gate dielectrics J. Triska, J. F. Conley, Jr., a R. Presley, and J. F. Wager School of Electrical Engineering and Computer Science,
More informationMeta-stability effects in organic based transistors
Meta-stability effects in organic based transistors H. L. Gomes *a, P. Stallinga a, M. Murgia b, F. Biscarini b T. Muck c, V. Wagner c E. Smits d and. M. de Leeuw d a University of Algarve, Faculty of
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More informationPlastic Electronics. Joaquim Puigdollers.
Plastic Electronics Joaquim Puigdollers Joaquim.puigdollers@upc.edu Nobel Prize Chemistry 2000 Origins Technological Interest First products.. MONOCROMATIC PHILIPS Today Future Technological interest Low
More informationECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University
NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the
More informationFig The electron mobility for a-si and poly-si TFT.
Fig. 1-1-1 The electron mobility for a-si and poly-si TFT. Fig. 1-1-2 The aperture ratio for a-si and poly-si TFT. 33 Fig. 1-2-1 All kinds defect well. (a) is the Dirac well. (b) is the repulsive Columbic
More informationElectric Field-Dependent Charge-Carrier Velocity in Semiconducting Carbon. Nanotubes. Yung-Fu Chen and M. S. Fuhrer
Electric Field-Dependent Charge-Carrier Velocity in Semiconducting Carbon Nanotubes Yung-Fu Chen and M. S. Fuhrer Department of Physics and Center for Superconductivity Research, University of Maryland,
More informationClassification of Solids
Classification of Solids Classification by conductivity, which is related to the band structure: (Filled bands are shown dark; D(E) = Density of states) Class Electron Density Density of States D(E) Examples
More informationa-igzo TFT Simulation
Engineered Excellence A Journal for Process and Device Engineers a-igzo TFT Simulation 1. Introduction The flat panel device for active matrix liquid crystal displays (AMLCDs and active matrix organic
More informationSupplementary Materials for
advances.sciencemag.org/cgi/content/full/3/9/e1701222/dc1 Supplementary Materials for Moisture-triggered physically transient electronics Yang Gao, Ying Zhang, Xu Wang, Kyoseung Sim, Jingshen Liu, Ji Chen,
More informationAll-inkjet printed electronic circuits: Dielectrics and surface passivation techniques for improved operational stability and lifetime
All-inkjet printed electronic circuits: Dielectrics and surface passivation techniques for improved operational stability and lifetime M. C. R. Medeiros 1, F. Villani 2, A. T. Negrier 3, F. Loffredo 2,
More informationSupporting Online Material for
www.sciencemag.org/cgi/content/full/327/5966/662/dc Supporting Online Material for 00-GHz Transistors from Wafer-Scale Epitaxial Graphene Y.-M. Lin,* C. Dimitrakopoulos, K. A. Jenkins, D. B. Farmer, H.-Y.
More informationM R S Internet Journal of Nitride Semiconductor Research
Page 1 of 6 M R S Internet Journal of Nitride Semiconductor Research Volume 9, Article 7 The Ambient Temperature Effect on Current-Voltage Characteristics of Surface-Passivated GaN-Based Field-Effect Transistors
More informationApplication II: The Ballistic Field-E ect Transistor
Chapter 1 Application II: The Ballistic Field-E ect Transistor 1.1 Introduction In this chapter, we apply the formalism we have developed for charge currents to understand the output characteristics of
More informationNumerical simulation of the effect of the free carrier motilities on light-soaked a-si:h p i n solar cell
Vol. 36, No. 7 Journal of Semiconductors July 2015 Numerical simulation of the effect of the free carrier motilities on light-soaked a-si:h p i n solar cell L. Ayat 1, A. F. Bouhdjar 2, AF. Meftah 2;,
More informationSupporting Information. by Hexagonal Boron Nitride
Supporting Information High Velocity Saturation in Graphene Encapsulated by Hexagonal Boron Nitride Megan A. Yamoah 1,2,, Wenmin Yang 1,3, Eric Pop 4,5,6, David Goldhaber-Gordon 1 * 1 Department of Physics,
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More information(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)
(a) (b) Supplementary Figure 1. (a) An AFM image of the device after the formation of the contact electrodes and the top gate dielectric Al 2 O 3. (b) A line scan performed along the white dashed line
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationMetallic: 2n 1. +n 2. =3q Armchair structure always metallic = 2
Properties of CNT d = 2.46 n 2 2 1 + n1n2 + n2 2π Metallic: 2n 1 +n 2 =3q Armchair structure always metallic a) Graphite Valence(π) and Conduction(π*) states touch at six points(fermi points) Carbon Nanotube:
More informationDevice simulation and fabrication of field effect solar cells
Bull. Mater. Sci., Vol. 22, No. 3, May 1999, pp. 729-733. Indian Academy of Sciences. Device simulation and fabrication of field effect solar cells KAORI MIYAZAKI*, NOBUYUKI MATSUKI, HIROYUKI SHINNO, HIROSHI
More informationarxiv: v1 [cond-mat.mtrl-sci] 21 Dec 2009
Calculating the trap density of states in organic field-effect transistors from experiment: A comparison of different methods arxiv:0912.4106v1 [cond-mat.mtrl-sci] 21 Dec 2009 Wolfgang L. Kalb and Bertram
More informationCONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS
CONSTANT CURRENT STRESS OF ULTRATHIN GATE DIELECTRICS Y. Sun School of Electrical & Electronic Engineering Nayang Technological University Nanyang Avenue, Singapore 639798 e-mail: 14794258@ntu.edu.sg Keywords:
More informationSolid-State Electronics
Solid-State Electronics 53 (29) 225 233 Contents lists available at ScienceDirect Solid-State Electronics journal homepage: www.elsevier.com/locate/sse Drain bias dependent bias temperature stress instability
More informationModeling of a-si:h TFT I-V Characteristics. in the Forward Subthreshold Operation
Modeling of a-si:h TFT I-V Characteristics in the Forward Subthreshold Operation by Lei Zhu A thesis presented to the University of Waterloo in fulfillment of the thesis requirement for the degree of Master
More informationSupporting information
Supporting information Design, Modeling and Fabrication of CVD Grown MoS 2 Circuits with E-Mode FETs for Large-Area Electronics Lili Yu 1*, Dina El-Damak 1*, Ujwal Radhakrishna 1, Xi Ling 1, Ahmad Zubair
More informationHOT-CARRIER RELIABILITY SIMULATION IN AGGRESSIVELY SCALED MOS TRANSISTORS. Manish P. Pagey. Dissertation. Submitted to the Faculty of the
HOT-CARRIER RELIABILITY SIMULATION IN AGGRESSIVELY SCALED MOS TRANSISTORS By Manish P. Pagey Dissertation Submitted to the Faculty of the Graduate School of Vanderbilt University in partial fulfillment
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationSupplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently,
Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently, suggesting that the results is reproducible. Supplementary Figure
More informationThin Film Transistors (TFT)
Thin Film Transistors (TFT) a-si TFT - α-si:h (Hydrogenated amorphous Si) deposited with a PECVD system (low temp. process) replaces the single crystal Si substrate. - Inverted staggered structure with
More informationDISTRIBUTION OF POTENTIAL BARRIER HEIGHT LOCAL VALUES AT Al-SiO 2 AND Si-SiO 2 INTERFACES OF THE METAL-OXIDE-SEMICONDUCTOR (MOS) STRUCTURES
DISTRIBUTION OF POTENTIAL BARRIER HEIGHT LOCAL VALUES AT Al-SiO 2 AND Si-SiO 2 INTERFACES OF THE ETAL-OXIDE-SEICONDUCTOR (OS) STRUCTURES KRZYSZTOF PISKORSKI (kpisk@ite.waw.pl), HENRYK. PRZEWLOCKI Institute
More informationExtrinsic Origin of Persistent Photoconductivity in
Supporting Information Extrinsic Origin of Persistent Photoconductivity in Monolayer MoS2 Field Effect Transistors Yueh-Chun Wu 1, Cheng-Hua Liu 1,2, Shao-Yu Chen 1, Fu-Yu Shih 1,2, Po-Hsun Ho 3, Chun-Wei
More information2D MBE Activities in Sheffield. I. Farrer, J. Heffernan Electronic and Electrical Engineering The University of Sheffield
2D MBE Activities in Sheffield I. Farrer, J. Heffernan Electronic and Electrical Engineering The University of Sheffield Outline Motivation Van der Waals crystals The Transition Metal Di-Chalcogenides
More informationFeature-level Compensation & Control. Process Integration September 15, A UC Discovery Project
Feature-level Compensation & Control Process Integration September 15, 2005 A UC Discovery Project Current Milestones Si/Ge-on-insulator and Strained Si-on-insulator Substrate Engineering (M28 YII.13)
More informationCONDUCTIVITY MECHANISMS AND BREAKDOWN CHARACTERISTICS OF NIOBIUM OXIDE CAPACITORS
CONDUCTIVITY MECHANISMS AND BREAKDOWN CHARACTERISTICS OF NIOBIUM OXIDE CAPACITORS J. Sikula, J. Hlavka, V. Sedlakova and L. Grmela Czech Noise Research Laboratory, Brno University of Technology Technicka,
More informationTRANSVERSE SPIN TRANSPORT IN GRAPHENE
International Journal of Modern Physics B Vol. 23, Nos. 12 & 13 (2009) 2641 2646 World Scientific Publishing Company TRANSVERSE SPIN TRANSPORT IN GRAPHENE TARIQ M. G. MOHIUDDIN, A. A. ZHUKOV, D. C. ELIAS,
More informationNOVEL STRUCTURES FOR CARBON NANOTUBE FIELD EFFECT TRANSISTORS
International Journal of Modern Physics B Vol. 23, No. 19 (2009) 3871 3880 c World Scientific Publishing Company NOVEL STRUCTURES FOR CARBON NANOTUBE FIELD EFFECT TRANSISTORS RAHIM FAEZ Electrical Engineering
More informationHigh-Mobility n-channel Organic Field Effect Transistors based on Epitaxially Grown C 60 Films
High-Mobility n-channel Organic Field Effect Transistors based on Epitaxially Grown C 60 Films Th. B. Singh, N. Marjanović, G. J. Matt, S. Günes and N. S. Sariciftci Linz Institute for Organic Solar Cells
More informationL ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
More informationLecture 1. OUTLINE Basic Semiconductor Physics. Reading: Chapter 2.1. Semiconductors Intrinsic (undoped) silicon Doping Carrier concentrations
Lecture 1 OUTLINE Basic Semiconductor Physics Semiconductors Intrinsic (undoped) silicon Doping Carrier concentrations Reading: Chapter 2.1 EE105 Fall 2007 Lecture 1, Slide 1 What is a Semiconductor? Low
More informationNormally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development
Center for High Performance Power Electronics Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development Dr. Wu Lu (614-292-3462, lu.173@osu.edu) Dr. Siddharth Rajan
More informationSupplementary Materials for
advances.sciencemag.org/cgi/content/full/3/4/e1602726/dc1 Supplementary Materials for Selective control of electron and hole tunneling in 2D assembly This PDF file includes: Dongil Chu, Young Hee Lee,
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationOVER the past few years, amorphous In Ga Zn O thin
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 56, NO. 6, JUNE 29 1177 Density of States of a-ingazno From Temperature-Dependent Field-Effect Studies Charlene Chen, Katsumi Abe, Hideya Kumomi, and Jerzy Kanicki,
More informationHighly Stable Transparent Amorphous Oxide Semiconductor Thin-Film Transistors Having Double-Stacked Active Layers
Highly Stable Transparent Amorphous Oxide Semiconductor Thin-Film Transistors Having Double-Stacked Active Layers By Jae Chul Park, Sangwook Kim, Sunil Kim, Changjung Kim, Ihun Song, Youngsoo Park, U-In
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationMESOSCOPIC MODELLING OF BIPOLAR CHARGE EVOLUTION IN CN-PPV LEDs
Abstract MESOSCOPIC MODELLING OF BIPOLAR CHARGE EVOLUTION IN CN-PPV LEDs Marta M. D. Ramos, Helena M. G. Correia, R. Mendes Ribeiro Departamento de Física, Universidade do Minho, Campus de Gualtar, 4710-057
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationL. Santos, J. P. Neto, A. Crespo, P. Barquinha, L. Pereira, R. Martins, E. Fortunato
L. Santos, J. P. Neto, A. Crespo, P. Barquinha, L. Pereira, R. Martins, E. Fortunato CENIMAT/I3N, Faculdade de Ciências e Tecnologia da Universidade Nova de Lisboa, 2829-516 Caparica, Portugal Motivation
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationLarge Storage Window in a-sinx/nc-si/a-sinx Sandwiched Structure
2017 Asia-Pacific Engineering and Technology Conference (APETC 2017) ISBN: 978-1-60595-443-1 Large Storage Window in a-sinx/nc-si/a-sinx Sandwiched Structure Xiang Wang and Chao Song ABSTRACT The a-sin
More informationCurrent mechanisms Exam January 27, 2012
Current mechanisms Exam January 27, 2012 There are four mechanisms that typically cause currents to flow: thermionic emission, diffusion, drift, and tunneling. Explain briefly which kind of current mechanisms
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationGraphene photodetectors with ultra-broadband and high responsivity at room temperature
SUPPLEMENTARY INFORMATION DOI: 10.1038/NNANO.2014.31 Graphene photodetectors with ultra-broadband and high responsivity at room temperature Chang-Hua Liu 1, You-Chia Chang 2, Ted Norris 1.2* and Zhaohui
More informationDrift-diffusion model for single layer transition metal dichalcogenide field-effect transistors
Drift-diffusion model for single layer transition metal dichalcogenide field-effect transistors David Jiménez Departament d'enginyeria Electrònica, Escola d'enginyeria, Universitat Autònoma de Barcelona,
More informationsingle-electron electron tunneling (SET)
single-electron electron tunneling (SET) classical dots (SET islands): level spacing is NOT important; only the charging energy (=classical effect, many electrons on the island) quantum dots: : level spacing
More informationCarriers Concentration and Current in Semiconductors
Carriers Concentration and Current in Semiconductors Carrier Transport Two driving forces for carrier transport: electric field and spatial variation of the carrier concentration. Both driving forces lead
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationScaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationZirconium oxide-aluminum oxide nanolaminate gate dielectrics for amorphous oxide semiconductor thin-film transistors
Zirconium oxide-aluminum oxide nanolaminate gate dielectrics for amorphous oxide semiconductor thin-film transistors T. Waggoner, J. Triska, K. Hoshino, J. F. Wager, and J. F. Conley, Jr. a Oregon State
More informationLow Frequency Noise in MoS 2 Negative Capacitance Field-effect Transistor
Low Frequency Noise in MoS Negative Capacitance Field-effect Transistor Sami Alghamdi, Mengwei Si, Lingming Yang, and Peide D. Ye* School of Electrical and Computer Engineering Purdue University West Lafayette,
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationCharacteristics and parameter extraction for NiGe/n-type Ge Schottky diode with variable annealing temperatures
034 Chin. Phys. B Vol. 19, No. 5 2010) 057303 Characteristics and parameter extraction for NiGe/n-type Ge Schottky diode with variable annealing temperatures Liu Hong-Xia ), Wu Xiao-Feng ), Hu Shi-Gang
More informationJ. Price, 1,2 Y. Q. An, 1 M. C. Downer 1 1 The university of Texas at Austin, Department of Physics, Austin, TX
Understanding process-dependent oxygen vacancies in thin HfO 2 /SiO 2 stacked-films on Si (100) via competing electron-hole injection dynamic contributions to second harmonic generation. J. Price, 1,2
More informationChapter 4: Bonding in Solids and Electronic Properties. Free electron theory
Chapter 4: Bonding in Solids and Electronic Properties Free electron theory Consider free electrons in a metal an electron gas. regards a metal as a box in which electrons are free to move. assumes nuclei
More informationElectronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices
Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage
More informationTheory of Hydrogen-Related Levels in Semiconductors and Oxides
Theory of Hydrogen-Related Levels in Semiconductors and Oxides Chris G. Van de Walle Materials Department University of California, Santa Barbara Acknowledgments Computations J. Neugebauer (Max-Planck-Institut,
More informationRole of Electrochemical Reactions in the Degradation Mechanisms of AlGaN/GaN HEMTs
Role of Electrochemical Reactions in the Degradation Mechanisms of AlGaN/GaN HEMTs Feng Gao 1,2, Bin Lu 2, Carl V. Thompson 1, Jesús del Alamo 2, Tomás Palacios 2 1. Department of Materials Science and
More informationMulticolor Graphene Nanoribbon/Semiconductor Nanowire. Heterojunction Light-Emitting Diodes
Multicolor Graphene Nanoribbon/Semiconductor Nanowire Heterojunction Light-Emitting Diodes Yu Ye, a Lin Gan, b Lun Dai, *a Hu Meng, a Feng Wei, a Yu Dai, a Zujin Shi, b Bin Yu, a Xuefeng Guo, b and Guogang
More informationModeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation
Journal of the Korean Physical Society, Vol. 45, No. 5, November 2004, pp. 1283 1287 Modeling of the Substrate Current and Characterization of Traps in MOSFETs under Sub-Bandgap Photonic Excitation I.
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More information