SOTiny TM LVDS High-Speed Differential Line Receiver. Features. Description. Applications. Pinout. Logic Diagram. Function Table

Size: px

Start display at page:

Download "SOTiny TM LVDS High-Speed Differential Line Receiver. Features. Description. Applications. Pinout. Logic Diagram. Function Table"

Melina Morrison
6 years ago
Views:

1 SOTiny TM LVDS High-Speed Differenial Line Receiver Feaures Mees or Exceeds he Requiremens of NSI TI/EI-6-99 Sandard Signaling raes up o 00 Mbps Inerfaces o LVDS, LVPECL us-terminal ESD exceeds 0kV Differenial Inpu Volage Threshold less han 00mV Typical Propagaion Delay Times of.6ns Typical Power Dissipaion of MHz Low Volage TTL (LVTTL) Level is V Toleran Open-Circui Fail Safe Oupu are High Impedance wih V CC <.V Inegraed 0-ohm Line Terminaion Resisor (PI90LVT0) Operaes from a.v supply Inpu common-mode volage range 0V.V Indusrial Temperaure Operaing Range: 0 C o 8 C Packaging (Pb-free & Green available): - -pin space-saving SOT (T) Logic Diagram Descripion The PI90LV0 and PI90LVT0 are single differenial line receivers ha use low-volage differenial signaling (LVDS) o suppor daa raes up o 00 Mbps. These producs are designed for applicaions requiring high-speed, low-power consumpion, low-noise generaion, and a small package. differenial inpu signal (0mV) is ranslaed by he device o a.v CMOS oupu level. The PI90LVT0 inegraes he erminaing resisor while he PI90LV0 requires an exernal resisor. pplicaions pplicaions include poin-o-poin and muli-drop baseband daa ransmissions over impedance media of approximaely 00-ohms. The ransmission media can be prined circui board races, backplanes, or cables. The PI90LV0 and PI90LVT0 and companion line drivers (PI90LV0 and PI90LV0) provide new alernaives o RS-, PECL, and ECL devices for high-speed, poin-o-poin inerface applicaions. Pinou PI90LV0 ROUT VCC ROUT 0-ohm PI90LVT0 ROUT GND Funcion Table Inpus Oupu s = V V R OUT > 0mV H 0mV < VID < 0mV? 0mV L Open H H = high level L = low level? = indeerminae PS869C 0/0/09

2 bsolue Maximum Raings Over Operaing Free-ir Temperaure (unless oherwise noed) Supply Volage Range, V CC ()... 0.V o V Volage Range (,, or R OUT ) o V CC +0.V ESD raing (HM,.K-ohms, 00pF)... 0KV Coninuous oal power dissipaion... See dissipaion raing able Sorage Temperaure Range... 6 C o 0 C Lead Temperaure.6 mm (/6 inch) from case for 0 seconds... 0 C Sresses beyond hose lised under "bsolue Maximum Raings" may cause permanen damage o he device. These are sress raings only, and funcional operaion of he device a hese or any oher condiions beyond hose indicaed under "Recommended Operaing Condiions" is no implied. Exposure o bsolue- Maximum-Raed condiions for exended periods may affec device reliabiliy. Noes:. ll volage values, excep differenial I/O bus volages, are wih respec o ground erminal. Dissipaion Raing Table Package T C Power Raing Deraing Facor bove T = C ** T = 8 C Power Raing -Pin SOT- (T) 8mW.mW/ C 00mW **This is he inverse of he juncion-o-ambien hermal resisance when board-mouned (low-k) and wih no air flow. Recommended Operaing Condiions Supply Volage, V Magniude of differenial inpu Common-Mode CC. 0 M in. N om. Max... 6 volage, VI D V D 0.0 Inpu Volage, VI C (See Figure 6) V CC 0. 8 Operaing free-air emperaure, T 0 8 C I Unis V PS869C 0/0/09

3 COMMON-MODE INPUT VOLTGE vs. DIFFERENTIL INPUT VOLTGE VIC Common-Mode Inpu Volage V.. 0. VCC =.6V VCC =.6V VCC =.6V I VID I Differenial Inpu Volage V Figure. V IC vs. and V CC Elecrical Characerisics, V CC = V o.6v (Over Recommended Operaing Condiions, unless oherwise noed). Symbol V ITH+ V ITH Paramee r T es Condiion s M in. yp. Posiive-going differenial inpu volage hreshol d See Figure, & Table Negaive-going differenial inpu volage hreshol d 00 T ( ) Max. 00 Unis mv V OH V OL I CC High-level oupu volag e Low-level oupu volag e Supply curren I I Inpu curren ( or inpus ) I OH I OL = 8m. = 8m No load, Seady sae 7 m LV0 V I = 0V ±0 LVT0 V I = 0V, Oher inpu open ±0 LV0 V I.V or V = CC LVT0 V I =.V, Oher inpu open. V μ I ID High-level I I ( I I ) inpu curren LV0 LVT0 V I = 0V, VI = V I =.V, VI V I 0.V =.V =.V, VI =.V.. 8. m ± I I(OFF) Power-off inpu curren ( or inpus) LV0 LVT0 V CC V CC = 0V, VI =.V 0 = 0V, VI =.V, Oher inpu open 0 μ PS869C 0/0/09

4 Receiver Swiching Characerisics, V CC = V o.6v (Over Recommended Operaing Condiions, unless noed). () Symbol Paramee r T es Condiion s M in. Typ. Max. Unis PLH PHL r f Propagaion delay ime, low-o-high level oupu C L = 0pF, See Figure... Propagaion delay ime, high-o-low level oupu.. 0. Oupu signal rise ime Oupu signal fall ime s k(p) ulse skew ( PZH PZL PHZ PLZ P ) ( ). P PHL - LH Propagaion delay ime, high-level-o-high-impedance oupu Propagaion delay ime, low-level-o-low-impedance oupu See Figure Propagaion delay ime, high-impedance-o-high-level oupu.. Propagaion delay ime, low-impedance-o-high-level oupu Noes:. ll ypical values are a C and wih a.v supply. sk(p) is he magniude of he ime difference beween he high-o-low and low-o-high propagaion delay imes a an oupu. ns Parameer Measuremen Informaion V I + V I V IC V I V I R OUT V O Figure. Receiver Volage Definiions PS869C 0/0/09

5 Table. Receiver Minimum and Maximum Inpu Threshold Tes Volages pplied Volages (V) Resuling Differenial Inpu Volage (mv) Resuling Common-Mode Inpu Volage (V) V I V I V IC PS869C 0/0/09

6 VI VI VID ROUT C L 0pF VO VI. V VI V VID 0.V 0V -0.V PHL PLH VO 80% 0% f f VOH.V VOL Wih V CC =.V Noe : Noe : ll inpu pulses are supplied by a generaor having he following characerisics: r or f ns, pulse repeiion rae (PRR) = 0 Mpps, pulse widh = 0 ±0.ns. CL includes insrumenaion and fixure capaciance wihin 0.06m of he D.U.T. To verify inpu max signalling rae, he inpu signal ransiion ime (r/f) should no exceeds.ns. Figure. Timing Tes Circui and Waveforms 6 PS869C 0/0/09

7 . V 00 Inpus EN C L 0 pf V O + V TEST NOTE : ll inpu pulses are supplied by a generor having he following characerisics: r or f ns, pulse repeiion rae (PRR) = 0. Mpps, pulse wide = 00 ±0ns. CL includes insrumenaion and fixure capaciance wihin 0.06m of he D.U.T. NOTE : To verify inpu max signalling rae, he inpu signal ransiion ime (r/f) should no exceeds.ns. V TEST. V V V EN. V 0.8 V PZL PZL PLZ R OUT V TEST V OL +0. V. V. V V OL 0 V. V EN V. V 0.8 V PZH PZH PHZ R OUT V OH 0. V V OH. V 0 V Figure. Enable/Disable Time Tes Circui and Waveforms 7 PS869C 0/0/09

8 HIGH-LEVEL OUTPUT VOLTGE VS. HIGH-LEVEL OUTPUT CURRENT LOW-LEVEL OUTPUT VOLTGE VS. LOW-LEVEL OUTPUT CURRENT VOH - High-Level Oupu Volage - V V CC =.V V CC =.7V VOL - Low-Level Oupu Volage - V V CC =.7V V CC =.V IOH - High-Level Oupu Curren - m IOL - Low-Level Oupu Curren - m Figure Figure 6 PHL - High-o-Low Level Propagaion Delay Time - ns HIGH-TO-LOW LEVEL PROPGTION DELY TIME VS. FREE-IR TEMPERTURE V CC =.V V CC =.6V V CC =.7V V CC =.V V CC = V T - Free-ir Temperaure - C PLH - Low-o-High Level Propagaion Delay Time - ns V CC =.6V V CC =.7V LOW-TO-HIGH LEVEL PROPGTION DELY TIME VS. FREE-IR TEMPERTURE V CC =.V V CC = V V CC =.V T - Free-ir Temperaure - C Figure 7 Figure 8 8 PS869C 0/0/09

9 Noes:. For laes package info, please check: hp:// Ordering Informaion Ordering Code Package Code Package Descripion Top Marking PI90LV0TEX T Pb-free & Green, -pin, SOT L PI90LVT0TEX T Pb-free & Green, -pin, SOT L6 Noes:. Thermal characerisics can be found on he company web sie a E = Pb-free and Green. X = Tape and reel Pericom Semiconducor Corporaion PS869C 0/0/09

PI74STX1G126. SOTiny Gate STX Buffer with 3-State Output. Features. Descriptio n. Block Diagram. Pin Configuration

PI74STX1G126. SOTiny Gate STX Buffer with 3-State Output. Features. Descriptio n. Block Diagram. Pin Configuration PI74STXG6 4567890456789045678904567890456789045678904567890456789045678904567890456789045678904567890 4567890456789045678904567890456789045678904567890456789045678904567890456789045678904567890 SOTiny