Reluctance/Inductance Matrix under

Size: px
Start display at page:

Download "Reluctance/Inductance Matrix under"

Transcription

1 Generating Stable and Sparse Reluctance/Inductance Matrix under Insufficient Conditions Y. Tanji, Kagawa University, Japan T. Watanabe, The University it of Shizuoka, Japan H. Asai, Shizuoka University, Japan /22/28 ASP-DAC 8

2 Background Wire Packages Via VLSI s PCB s RLC Network ) ( ) ( ) ( ) ( ) ( t t t dt d t t T b i v L C i v A A G = + MNA Eqn. Fast Simulation Using Sparse Inductance/Reluctance Matrices /22/28 2 ASP-DAC 8

3 To speed up the transient simulation, we should make the inductance or reluctance matrix sparse. Positive definiteness of the inductance or reluctance matrix must be guaranteed for stable circuit simulation. Method Fault Shift & Truncate ICCAD995 Inaccurate Double Inverse DAC Inaccurate INDUCTWISE TCAD 3 No guaranteed Stable Wire Duplication TCAD 4 Zero initial Condition Only Block K ASP-DAC 4 No guaranteed Stable Band Matching ASP-DAC 5 Restricted Structure /22/28 ASP-DAC 8 3

4 To get a stable and sparse reluctance matrix, offdiagonal elements of reluctance matrix must be negative. Most previous works with guaranteed stability are based on a fine discretization of conductors. [ +9 ] [ ] [H Henry] 3 Inductance [ +9 ] [ Henry ] 4 2 Reluctance [Henry ] Positive OffDiagonal Elements Diagonal Element [Column Index] 2 4 [Column Index] [Column Index] /22/28 ASP-DAC 8 4

5 Even if the off-diagonal elements are all negative, this does not mean positive definite. Negative Eigen Value 2 2 = T 3 To get the stable and sparse reluctance matrix using the previous methods, the conductors must be more finely discretized to make the reluctance matrix diagonally dominant. we present how to obtain the stable and sparse reluctance/inductance matrix under insufficient discretization. /22/28 ASP-DAC

6 Generating Sparse Reluctance Matrix Inductance (INDUCTWISE) Eigen Value.23 reluctance [.4,.,.4, 3.5, 3.7] Eigen Value[ [.4,.,.4, 3.4, 3.7 ] Negative off-diagonal elements are found relatively small. Truncation affects a small change to the eigen values. /22/28 ASP-DAC 8 6

7 Three methods for generating g stable and sparse reluctance matrix are proposed. Direct Truncation is accurate but check of positive definiteness is necessary. Enforcing Positive Definiteness Enforcing Diagonally Dominance provide a provably positive definite reluctance matrix but are not accurate. /22/28 ASP-DAC 8 7

8 Direct Truncation Truncation Cholesky Decomposition An off-diagonal element is truncated, if the absolute value is less than a threshold. If the Cholesky decomposition is successfully done, the truncated matrix is positive definite. /22/28 ASP-DAC 8 8

9 Enforcing Positive Definiteness a a 2 a 3 - a 3 a 3 ã a 2 a 2 a 22 a 23 a 2 a 22 a 23 a 3 a 32 a 33 a 3 - a 3 a 32 ã 33 Positive Negative Positive Definite The off-diagonal element is shifted and truncated and the absolute value is added to the diagonal. Shift and Truncation /22/28 ASP-DAC 8 9

10 Enforcing Diagonally Dominance A diagonally dominant matrix can be extracted from the original matrix by removing the negative definite matrices. Positive Definite and Diagonally Dominant = diag (2,,) + + diag (, 2, 3) Negative Definite

11 [ +9 ] Sparse Reluctance Matrix [Henry ] Diagonal Element dt 5 ep exact edd exact: no truncation dt: direct truncation ep: enforcing positive definiteness edd: enforcing diagonally dominance [Column Index] /22/28

12 Generating Sparse Inductance Matrix After getting g the reluctance matrix, the matrix is again inverted. Then, we can obtain the sparse inductance matrix. Direct Truncation Neumann Series Inversion & Direct Cholesky Truncation Decomposition Dense K K - L L - Sparse Neumann Enforcing oc K Series K - Diagonally Dominant /22/28 2

13 [ ] Sparse Inductance Matrix [H Henry] Diagonal Element inv exact exact: no truncation inv: inverse of truncated reluctance matrix -, -2 : threshold of direct truncation 2 [Column Index] /22/28 3

14 Neumann Series (/2) Dense Inversion & Direct Truncation K K - L L - Sparse Neumann Enforcing K Series K - Diagonally Dominant Cholesky Decomposition /22/28 ASP-DAC 8 4

15 Neumann Series (2/2) Inversion of the reluctance matrix is done using the Neumann series. Reluctance Matrix: Neumann Series: K K = D N D : Diagonal Matrix p = i L p D N D i = ( ) K D D ND L /22/28 ASP-DAC 8 5

16 Example x W W T Division into Unit Cells y Inductance and Capacitance Extraction PCB C L R K C2 Reluctance: 5 5: 7.8% positive : 7.% positive Capacitance: : diagonally dominant C2 /22/28 ASP-DAC 8 6

17 Package Model (R, L Matrices) PCB Model (L or K, C, R Matrices) Sparse Approximation SPICE Transient Analysis /22/28 ASP-DAC 8 7

18 Transient Response (Reluctance) /2.58 Thereshold: 9 Thereshold: 8.58 exact exact dt dt ep ep.56 edd.56 edd [V Volt] [V Volt] [ 9 ] [Time] 2 [ 9 ] [Time] dt: direct truncation, ep: enforcing positive definiteness, edd: enforcing diagonally dominance /22/28 8

19 Transient Response (Reluctance) 2/2 Thereshold: 9 Thereshold: 8 [Volt] dt exact ep edd [Vo lt] exact dt ep edd [ 9 ] [Time] [ 9 ] [Time] dt: direct truncation, ep: enforcing positive definiteness, edd: enforcing diagonally dominance /22/28 9

20 Transient Response (Inductance) Direct Truncation Neumann Series [Volt] exact dt (reluctance) 2 [Volt] exact edd (reluctance) Neumann [ 9 ] [ 9 ] [Time] [Time] dt: direct truncation, edd: enforcing diagonally dominance /22/28 2

21 CPU Time Comparison Reluctance Method Sparsity [%] CPU times [sec.] Direct Truncation.7 6 Direct Truncation 2 2.,9 Enforcing Positive Definiteness.7 5 Enforcing Positive Definiteness 2.,85 Enforcing Diagonally Dominance Enforcing Diagonally Dominance Inductance Method Sparsity [%] CPU times [sec.] Exact 2,8 Direct Truncation.38 Direct Truncation Neumann Series 2. 75

22 Conclusions Generating the sparse and stable reluctance/inductance t matrices with insufficient conditions is presented. When the discretiztion of conductors is not fine, we find positive-off diagonal elements. Even if the positive-off off diagonal elements were found, the positive definiteness was guaranteed after truncation. The key techniques are as follows: )check of positive definiteness by Cholesky decomposition 2)enforcing positive definiteness 3)enforcing diagonally dominance 4)Neumann series /22/28 ASP-DAC 8 22

23 SPICE Model of Reluctance (Block K Method) A row of reluctance matrix is represented with a inductance and voltage control voltage sources. Relation between current and voltage V = s LI s I = KV si i = N j= K ij V j V i = s K ii I i inductance N j=, j i K K ij ii V j voltage control voltage sources /22/28 ASP-DAC 8 23

Efficient Reluctance Extraction for Large-Scale Power Grid with High- Frequency Consideration

Efficient Reluctance Extraction for Large-Scale Power Grid with High- Frequency Consideration Efficient Reluctance Extraction for Large-Scale Power Grid with High- Frequency Consideration Shan Zeng, Wenjian Yu, Jin Shi, Xianlong Hong Dept. Computer Science & Technology, Tsinghua University, Beijing

More information

INDUCTWISE: Inductance-Wise Interconnect Simulator and Extractor

INDUCTWISE: Inductance-Wise Interconnect Simulator and Extractor INDUCTWISE: Inductance-Wise Interconnect Simulator and Extractor Tsung-Hao Chen, Clement Luk, Hyungsuk Kim, Charlie Chung-Ping Chen { tchen, lukc, hyungsuk }@cae.wisc.edu, chen@engr.wisc.edu Electrical

More information

Fast Simulation of VLSI Interconnects

Fast Simulation of VLSI Interconnects Fast Simulation of VLSI Interconnects Jitesh Jain, Cheng-Kok Koh, and Venkataramanan Balakrishnan School of Electrical and Computer Engineering Purdue University, West Lafayette, IN 4797-1285 {jjain,chengkok,ragu}@ecn.purdue.edu

More information

INDUCTWISE: Inductance-Wise Interconnect Simulator and Extractor

INDUCTWISE: Inductance-Wise Interconnect Simulator and Extractor 884 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 7, JULY 2003 INDUCTWISE: Inductance-Wise Interconnect Simulator and Extractor Tsung-Hao Chen, Clement Luk,

More information

KSim: A Stable and Efficient RKC Simulator for Capturing On-Chip Inductance Effect

KSim: A Stable and Efficient RKC Simulator for Capturing On-Chip Inductance Effect KSim: A Stable and Efficient KC Simulator for Capturing OnChip Inductance Effect Hao Ji Anirudh Devgan Wayne Dai UC Santa Cruz CE Dept IBM Microelectronics UC Santa Cruz CE Dept Santa Cruz, CA 90 Austin,

More information

Vector Potential Equivalent Circuit Based on PEEC Inversion

Vector Potential Equivalent Circuit Based on PEEC Inversion 43.2 Vector Potential Equivalent Circuit Based on PEEC Inversion Hao Yu EE Department, UCLA Los Angeles, CA 90095 Lei He EE Department, UCLA Los Angeles, CA 90095 ABSTRACT The geometry-integration based

More information

Parallel-Distributed Time-Domain Circuit Simulation of Power Distribution Networks with Frequency-Dependent Parameters

Parallel-Distributed Time-Domain Circuit Simulation of Power Distribution Networks with Frequency-Dependent Parameters Parallel-Distributed Time-Domain Circuit Simulation of Power Distribution Networks with Frequency-Dependent Parameters Takayuki WATANABE Yuichi TANJI Hidemasa KUBOTA Hideki ASAI School of Administration

More information

Model-Order Reduction of High-Speed Interconnects: Challenges and Opportunities

Model-Order Reduction of High-Speed Interconnects: Challenges and Opportunities Model-Order Reduction of High-Speed Interconnects: Challenges and Opportunities Michel Nakhla Carleton University Canada Model Reduction for Complex Dynamical Systems Berlin 2010 EMI Delay Crosstalk Reflection

More information

Statistical approach in complex circuits by a wavelet based Thevenin s theorem

Statistical approach in complex circuits by a wavelet based Thevenin s theorem Proceedings of the 11th WSEAS International Conference on CIRCUITS, Agios Nikolaos, Crete Island, Greece, July 23-25, 2007 185 Statistical approach in complex circuits by a wavelet based Thevenin s theorem

More information

Preconditioned CG-Solvers and Finite Element Grids

Preconditioned CG-Solvers and Finite Element Grids Preconditioned CG-Solvers and Finite Element Grids R. Bauer and S. Selberherr Institute for Microelectronics, Technical University of Vienna Gusshausstrasse 27-29, A-1040 Vienna, Austria Phone +43/1/58801-3854,

More information

Stochastic Capacitance Extraction Considering Process Variation with Spatial Correlation

Stochastic Capacitance Extraction Considering Process Variation with Spatial Correlation Stochastic Capacitance Extraction Considering Process Variation with Spatial Correlation Tuck Chan EE Department UCLA, CA 90095 tuckie@ucla.edu Fang Gong EE Department UCLA, CA 90095 gongfang@ucla.edu

More information

Introduction. HFSS 3D EM Analysis S-parameter. Q3D R/L/C/G Extraction Model. magnitude [db] Frequency [GHz] S11 S21 -30

Introduction. HFSS 3D EM Analysis S-parameter. Q3D R/L/C/G Extraction Model. magnitude [db] Frequency [GHz] S11 S21 -30 ANSOFT Q3D TRANING Introduction HFSS 3D EM Analysis S-parameter Q3D R/L/C/G Extraction Model 0-5 -10 magnitude [db] -15-20 -25-30 S11 S21-35 0 1 2 3 4 5 6 7 8 9 10 Frequency [GHz] Quasi-static or full-wave

More information

Window-Based Susceptance Models for Large-Scale RLC Circuit Analyses

Window-Based Susceptance Models for Large-Scale RLC Circuit Analyses Window-Based Susceptance Models for arge-scale R ircuit Analyses Hui Zheng, Byron Krauter 2, Michael Beattie, awrence Pileggi ABSTRAT Due to the increasing operating frequencies and the manner in which

More information

Introduction to AC Circuits (Capacitors and Inductors)

Introduction to AC Circuits (Capacitors and Inductors) Introduction to AC Circuits (Capacitors and Inductors) Amin Electronics and Electrical Communications Engineering Department (EECE) Cairo University elc.n102.eng@gmail.com http://scholar.cu.edu.eg/refky/

More information

Parallel VLSI CAD Algorithms. Lecture 1 Introduction Zhuo Feng

Parallel VLSI CAD Algorithms. Lecture 1 Introduction Zhuo Feng Parallel VLSI CAD Algorithms Lecture 1 Introduction Zhuo Feng 1.1 Prof. Zhuo Feng Office: EERC 513 Phone: 487-3116 Email: zhuofeng@mtu.edu Class Website http://www.ece.mtu.edu/~zhuofeng/ee5900spring2012.html

More information

ECE414/514 Electronics Packaging Spring 2012 Lecture 6 Electrical D: Transmission lines (Crosstalk) Lecture topics

ECE414/514 Electronics Packaging Spring 2012 Lecture 6 Electrical D: Transmission lines (Crosstalk) Lecture topics ECE414/514 Electronics Packaging Spring 2012 Lecture 6 Electrical D: Transmission lines (Crosstalk) James E. Morris Dept of Electrical & Computer Engineering Portland State University 1 Lecture topics

More information

Fast On-Chip Inductance Simulation Using a Precorrected-FFT Method

Fast On-Chip Inductance Simulation Using a Precorrected-FFT Method IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 1, JANUARY 2003 49 Fast On-Chip Inductance Simulation Using a Precorrected-FFT Method Haitian Hu, Member, IEEE,

More information

Multivariate Statistical Analysis

Multivariate Statistical Analysis Multivariate Statistical Analysis Fall 2011 C. L. Williams, Ph.D. Lecture 4 for Applied Multivariate Analysis Outline 1 Eigen values and eigen vectors Characteristic equation Some properties of eigendecompositions

More information

Module 3 : Sequence Components and Fault Analysis

Module 3 : Sequence Components and Fault Analysis Module 3 : Sequence Components and Fault Analysis Lecture 12 : Sequence Modeling of Power Apparatus Objectives In this lecture we will discuss Per unit calculation and its advantages. Modeling aspects

More information

Equivalent Circuit Model Extraction for Interconnects in 3D ICs

Equivalent Circuit Model Extraction for Interconnects in 3D ICs Equivalent Circuit Model Extraction for Interconnects in 3D ICs A. Ege Engin Assistant Professor, Department of ECE, San Diego State University Email: aengin@mail.sdsu.edu ASP-DAC, Jan. 23, 213 Outline

More information

Second-Order Balanced Truncation for Passive Order Reduction of RLCK Circuits

Second-Order Balanced Truncation for Passive Order Reduction of RLCK Circuits IEEE RANSACIONS ON CIRCUIS AND SYSEMS II, VOL XX, NO. XX, MONH X Second-Order Balanced runcation for Passive Order Reduction of RLCK Circuits Boyuan Yan, Student Member, IEEE, Sheldon X.-D. an, Senior

More information

Vector Potential Equivalent Circuit Based on PEEC Inversion

Vector Potential Equivalent Circuit Based on PEEC Inversion 1 Vector Potential Equivalent Circuit Based on PEEC Inversion Hao Yu, Student Member, IEEE, Lei He, Member, IEEE Abstract The geometry-integration based vector potential equivalent circuit (VPEC) was introduced

More information

An Efficient Graph Sparsification Approach to Scalable Harmonic Balance (HB) Analysis of Strongly Nonlinear RF Circuits

An Efficient Graph Sparsification Approach to Scalable Harmonic Balance (HB) Analysis of Strongly Nonlinear RF Circuits Design Automation Group An Efficient Graph Sparsification Approach to Scalable Harmonic Balance (HB) Analysis of Strongly Nonlinear RF Circuits Authors : Lengfei Han (Speaker) Xueqian Zhao Dr. Zhuo Feng

More information

First-order transient

First-order transient EIE209 Basic Electronics First-order transient Contents Inductor and capacitor Simple RC and RL circuits Transient solutions Constitutive relation An electrical element is defined by its relationship between

More information

Architecture-level Thermal Behavioral Models For Quad-Core Microprocessors

Architecture-level Thermal Behavioral Models For Quad-Core Microprocessors Architecture-level Thermal Behavioral Models For Quad-Core Microprocessors Duo Li Dept. of Electrical Engineering University of California Riverside, CA 951 dli@ee.ucr.edu Sheldon X.-D. Tan Dept. of Electrical

More information

Efficient Incremental Analysis of On-Chip Power Grid via Sparse Approximation

Efficient Incremental Analysis of On-Chip Power Grid via Sparse Approximation Efficient Incremental Analysis of On-Chip Power Grid via Sparse Approximation Pei Sun and Xin Li ECE Department, Carnegie Mellon University 5000 Forbes Avenue, Pittsburgh, PA 1513 {peis, xinli}@ece.cmu.edu

More information

Chapter 4 Transients. Chapter 4 Transients

Chapter 4 Transients. Chapter 4 Transients Chapter 4 Transients Chapter 4 Transients 1. Solve first-order RC or RL circuits. 2. Understand the concepts of transient response and steady-state response. 1 3. Relate the transient response of first-order

More information

ELECTRONICS E # 1 FUNDAMENTALS 2/2/2011

ELECTRONICS E # 1 FUNDAMENTALS 2/2/2011 FE Review 1 ELECTRONICS E # 1 FUNDAMENTALS Electric Charge 2 In an electric circuit it there is a conservation of charge. The net electric charge is constant. There are positive and negative charges. Like

More information

EECE421 Power System Analysis. Chapter 4: Transmission Line Capacitance

EECE421 Power System Analysis. Chapter 4: Transmission Line Capacitance EECE421 Power System Analysis Chapter 4: Transmission Line Capacitance 1 Capacitance C: Capacitance Caused by the potential difference between the conductors (Charge) per (unit of potential difference)

More information

Passive Interconnect Macromodeling Via Balanced Truncation of Linear Systems in Descriptor Form

Passive Interconnect Macromodeling Via Balanced Truncation of Linear Systems in Descriptor Form Passive Interconnect Macromodeling Via Balanced Truncation of Linear Systems in Descriptor Form Boyuan Yan, Sheldon X.-D. Tan,PuLiu and Bruce McGaughy Department of Electrical Engineering, University of

More information

Efficient Partial Element Calculation and the Extension to Cylindrical Elements for the PEEC Method

Efficient Partial Element Calculation and the Extension to Cylindrical Elements for the PEEC Method Efficient Partial Element Calculation and the Extension to Cylindrical Elements for the PEEC Method A. Müsing and J. W. Kolar Power Electronic Systems Laboratory, ETH Zürich CH-8092 Zürich, Switzerland

More information

4.10 Unbalanced fault analysis using Z BUS matrix:

4.10 Unbalanced fault analysis using Z BUS matrix: 4.10 Unbalanced fault analysis using Z BUS matrix: In the previous section, it is observed that, for fault calculations the Thevenin s equivalent networs, at the fault point, are needed for the three sequence

More information

THE EFFECT OF REVERSAL ON CAPACITOR LIFE

THE EFFECT OF REVERSAL ON CAPACITOR LIFE GENERAL ATOMICS ENERGY PRODUCTS Engineering Bulletin 96-004 THE EFFECT OF REVERSAL ON CAPACITOR LIFE November 2003 2003 Sorrento Electronics, Inc. Capacitor Engineering Department General Atomics Energy

More information

An Optimum Fitting Algorithm for Generation of Reduced-Order Models

An Optimum Fitting Algorithm for Generation of Reduced-Order Models An Optimum Fitting Algorithm for Generation of Reduced-Order Models M.M. Gourary 1, S.G. Rusakov 1, S.L. Ulyanov 1, M.M. Zharov 1, B.J. Mulvaney 2 1 IPPM, Russian Academy of Sciences, Moscow 1523, e-mail:

More information

Conventional Paper-I Part A. 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy

Conventional Paper-I Part A. 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy EE-Conventional Paper-I IES-01 www.gateforum.com Conventional Paper-I-01 Part A 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy impedance for a lossy dielectric

More information

How to Efficiently Capture On-Chip Inductance Effects: Introducing a New Circuit Element K

How to Efficiently Capture On-Chip Inductance Effects: Introducing a New Circuit Element K How to Efficientl Capture On-Chip Inductance Effects: Introducing a New Circuit Element K Anirudh Devgan Hao Ji Wane Dai IBM Microelectronics UC Santa Cruz CE Dept. UC Santa Cruz CE Dept. Austin, TX 5

More information

ECE2262 Electric Circuits. Chapter 6: Capacitance and Inductance

ECE2262 Electric Circuits. Chapter 6: Capacitance and Inductance ECE2262 Electric Circuits Chapter 6: Capacitance and Inductance Capacitors Inductors Capacitor and Inductor Combinations Op-Amp Integrator and Op-Amp Differentiator 1 CAPACITANCE AND INDUCTANCE Introduces

More information

Boundary Element Methods for Capacitance and Substrate Resistance Calculations in a VLSI Layout Verification Package

Boundary Element Methods for Capacitance and Substrate Resistance Calculations in a VLSI Layout Verification Package Boundary Element Methods for Capacitance and Substrate Resistance Calculations in a VLSI Layout Verification Package Proceedings of the Electrosoft 93 1, july 6-8, 1993, Southampton, U.K. T. Smedes, N.P.

More information

Sparsity-Preserving Difference of Positive Semidefinite Matrix Representation of Indefinite Matrices

Sparsity-Preserving Difference of Positive Semidefinite Matrix Representation of Indefinite Matrices Sparsity-Preserving Difference of Positive Semidefinite Matrix Representation of Indefinite Matrices Jaehyun Park June 1 2016 Abstract We consider the problem of writing an arbitrary symmetric matrix as

More information

Lecture 6. Eigen-analysis

Lecture 6. Eigen-analysis Lecture 6 Eigen-analysis University of British Columbia, Vancouver Yue-Xian Li March 7 6 Definition of eigenvectors and eigenvalues Def: Any n n matrix A defines a LT, A : R n R n A vector v and a scalar

More information

Example: Current in an Electrical Circuit. Solving Linear Systems:Direct Methods. Linear Systems of Equations. Solving Linear Systems: Direct Methods

Example: Current in an Electrical Circuit. Solving Linear Systems:Direct Methods. Linear Systems of Equations. Solving Linear Systems: Direct Methods Example: Current in an Electrical Circuit Solving Linear Systems:Direct Methods A number of engineering problems or models can be formulated in terms of systems of equations Examples: Electrical Circuit

More information

Interconnect s Role in Deep Submicron. Second class to first class

Interconnect s Role in Deep Submicron. Second class to first class Interconnect s Role in Deep Submicron Dennis Sylvester EE 219 November 3, 1998 Second class to first class Interconnect effects are no longer secondary # of wires # of devices More metal levels RC delay

More information

Model Order Reduction using SPICE Simulation Traces. Technical Report

Model Order Reduction using SPICE Simulation Traces. Technical Report Model Order Reduction using SPICE Simulation Traces Paul Winkler, Henda Aridhi, and Sofiène Tahar Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada pauwink@web.de,

More information

Linear Systems of Equations. ChEn 2450

Linear Systems of Equations. ChEn 2450 Linear Systems of Equations ChEn 450 LinearSystems-directkey - August 5, 04 Example Circuit analysis (also used in heat transfer) + v _ R R4 I I I3 R R5 R3 Kirchoff s Laws give the following equations

More information

ELECTRO MAGNETIC INDUCTION

ELECTRO MAGNETIC INDUCTION ELECTRO MAGNETIC INDUCTION 1) A Circular coil is placed near a current carrying conductor. The induced current is anti clock wise when the coil is, 1. Stationary 2. Moved away from the conductor 3. Moved

More information

EE 6501 POWER SYSTEMS UNIT I INTRODUCTION

EE 6501 POWER SYSTEMS UNIT I INTRODUCTION EE 6501 POWER SYSTEMS UNIT I INTRODUCTION PART A (2 MARKS) 1. What is single line diagram? A Single line diagram is diagrammatic representation of power system in which the components are represented by

More information

CME 302: NUMERICAL LINEAR ALGEBRA FALL 2005/06 LECTURE 6

CME 302: NUMERICAL LINEAR ALGEBRA FALL 2005/06 LECTURE 6 CME 302: NUMERICAL LINEAR ALGEBRA FALL 2005/06 LECTURE 6 GENE H GOLUB Issues with Floating-point Arithmetic We conclude our discussion of floating-point arithmetic by highlighting two issues that frequently

More information

Clustering-based State Aggregation of Dynamical Networks

Clustering-based State Aggregation of Dynamical Networks Clustering-based State Aggregation of Dynamical Networks Takayuki Ishizaki Ph.D. from Tokyo Institute of Technology (March 2012) Research Fellow of the Japan Society for the Promotion of Science More than

More information

0-2 Operations with Complex Numbers

0-2 Operations with Complex Numbers Simplify. 1. i 10 2. i 2 + i 8 3. i 3 + i 20 4. i 100 5. i 77 esolutions Manual - Powered by Cognero Page 1 6. i 4 + i 12 7. i 5 + i 9 8. i 18 Simplify. 9. (3 + 2i) + ( 4 + 6i) 10. (7 4i) + (2 3i) 11.

More information

0-2 Operations with Complex Numbers

0-2 Operations with Complex Numbers Simplify. 1. i 10 1 2. i 2 + i 8 0 3. i 3 + i 20 1 i esolutions Manual - Powered by Cognero Page 1 4. i 100 1 5. i 77 i 6. i 4 + i 12 2 7. i 5 + i 9 2i esolutions Manual - Powered by Cognero Page 2 8.

More information

Sinusoidal Response of RLC Circuits

Sinusoidal Response of RLC Circuits Sinusoidal Response of RLC Circuits Series RL circuit Series RC circuit Series RLC circuit Parallel RL circuit Parallel RC circuit R-L Series Circuit R-L Series Circuit R-L Series Circuit Instantaneous

More information

Circuit Analysis-II. Circuit Analysis-II Lecture # 5 Monday 23 rd April, 18

Circuit Analysis-II. Circuit Analysis-II Lecture # 5 Monday 23 rd April, 18 Circuit Analysis-II Capacitors in AC Circuits Introduction ü The instantaneous capacitor current is equal to the capacitance times the instantaneous rate of change of the voltage across the capacitor.

More information

https://goo.gl/kfxweg KYOTO UNIVERSITY Statistical Machine Learning Theory Sparsity Hisashi Kashima kashima@i.kyoto-u.ac.jp DEPARTMENT OF INTELLIGENCE SCIENCE AND TECHNOLOGY 1 KYOTO UNIVERSITY Topics:

More information

Numerical Linear Algebra

Numerical Linear Algebra Numerical Linear Algebra Decompositions, numerical aspects Gerard Sleijpen and Martin van Gijzen September 27, 2017 1 Delft University of Technology Program Lecture 2 LU-decomposition Basic algorithm Cost

More information

Program Lecture 2. Numerical Linear Algebra. Gaussian elimination (2) Gaussian elimination. Decompositions, numerical aspects

Program Lecture 2. Numerical Linear Algebra. Gaussian elimination (2) Gaussian elimination. Decompositions, numerical aspects Numerical Linear Algebra Decompositions, numerical aspects Program Lecture 2 LU-decomposition Basic algorithm Cost Stability Pivoting Cholesky decomposition Sparse matrices and reorderings Gerard Sleijpen

More information

Components and change of basis

Components and change of basis Math 20F Linear Algebra Lecture 16 1 Components and change of basis Slide 1 Review: Isomorphism Review: Components in a basis Unique representation in a basis Change of basis Review: Isomorphism Definition

More information

ALGORITHM FOR ACCURATE CAPACITANCE MATRIX MEASUREMENTS OF THE MULTICONDUCTOR STRUCTURE FOR VLSI INTERCONNECTIONS

ALGORITHM FOR ACCURATE CAPACITANCE MATRIX MEASUREMENTS OF THE MULTICONDUCTOR STRUCTURE FOR VLSI INTERCONNECTIONS ALGORITHM FOR ACCURATE CAPACITANCE MATRIX MEASUREMENTS OF THE MULTICONDUCTOR STRUCTURE FOR VLSI INTERCONNECTIONS Lech ZNAMIROWSKI Olgierd A. PALUSINSKI DEPARTMENT OF AUTOMATIC CONTROL, DEPARTMENT OF ELECTRICAL

More information

Voltage vs. Current in a Resistor, Capacitor or Inductor

Voltage vs. Current in a Resistor, Capacitor or Inductor Voltage vs. Current in a Resistor, Capacitor or Inductor Voltage vs. Current in a Resistor, Capacitor or Inductor Elements in an electrical system behave differently if they are exposed to direct current

More information

Wavelet-Based Passivity Preserving Model Order Reduction for Wideband Interconnect Characterization

Wavelet-Based Passivity Preserving Model Order Reduction for Wideband Interconnect Characterization Wavelet-Based Passivity Preserving Model Order Reduction for Wideband Interconnect Characterization Mehboob Alam, Arthur Nieuwoudt, and Yehia Massoud Rice Automated Nanoscale Design Group Rice University,

More information

FE Review 2/2/2011. Electric Charge. Electric Energy ELECTRONICS # 1 FUNDAMENTALS

FE Review 2/2/2011. Electric Charge. Electric Energy ELECTRONICS # 1 FUNDAMENTALS FE eview ELECONICS # FUNDAMENALS Electric Charge 2 In an electric circuit there is a conservation of charge. he net electric charge is constant. here are positive and negative charges. Like charges repel

More information

9. Numerical linear algebra background

9. Numerical linear algebra background Convex Optimization Boyd & Vandenberghe 9. Numerical linear algebra background matrix structure and algorithm complexity solving linear equations with factored matrices LU, Cholesky, LDL T factorization

More information

Laplace Transform Problems

Laplace Transform Problems AP Calculus BC Name: Laplace Transformation Day 3 2 January 206 Laplace Transform Problems Example problems using the Laplace Transform.. Solve the differential equation y! y = e t, with the initial value

More information

Continuous Time Markov Chain Examples

Continuous Time Markov Chain Examples Continuous Markov Chain Examples Example Consider a continuous time Markov chain on S {,, } The Markov chain is a model that describes the current status of a match between two particular contestants:

More information

Lecture 24. April 5 th, Magnetic Circuits & Inductance

Lecture 24. April 5 th, Magnetic Circuits & Inductance Lecture 24 April 5 th, 2005 Magnetic Circuits & Inductance Reading: Boylestad s Circuit Analysis, 3 rd Canadian Edition Chapter 11.1-11.5, Pages 331-338 Chapter 12.1-12.4, Pages 341-349 Chapter 12.7-12.9,

More information

ECE2262 Electric Circuits. Chapter 6: Capacitance and Inductance

ECE2262 Electric Circuits. Chapter 6: Capacitance and Inductance ECE2262 Electric Circuits Chapter 6: Capacitance and Inductance Capacitors Inductors Capacitor and Inductor Combinations 1 CAPACITANCE AND INDUCTANCE Introduces two passive, energy storing devices: Capacitors

More information

a. Clockwise. b. Counterclockwise. c. Out of the board. d. Into the board. e. There will be no current induced in the wire

a. Clockwise. b. Counterclockwise. c. Out of the board. d. Into the board. e. There will be no current induced in the wire Physics 1B Winter 2012: Final Exam For Practice Version A 1 Closed book. No work needs to be shown for multiple-choice questions. The first 10 questions are the makeup Quiz. The remaining questions are

More information

EXPERIMENT 07 TO STUDY DC RC CIRCUIT AND TRANSIENT PHENOMENA

EXPERIMENT 07 TO STUDY DC RC CIRCUIT AND TRANSIENT PHENOMENA EXPERIMENT 07 TO STUDY DC RC CIRCUIT AND TRANSIENT PHENOMENA DISCUSSION The capacitor is a element which stores electric energy by charging the charge on it. Bear in mind that the charge on a capacitor

More information

Frequency Bands. ω the numeric value of G ( ω ) depends on the frequency ω of the basis

Frequency Bands. ω the numeric value of G ( ω ) depends on the frequency ω of the basis 1/28/2011 Frequency Bands lecture 1/9 Frequency Bands The Eigen value G ( ω ) of a linear operator is of course dependent on frequency ω the numeric value of G ( ω ) depends on the frequency ω of the basis

More information

Incomplete Cholesky preconditioners that exploit the low-rank property

Incomplete Cholesky preconditioners that exploit the low-rank property anapov@ulb.ac.be ; http://homepages.ulb.ac.be/ anapov/ 1 / 35 Incomplete Cholesky preconditioners that exploit the low-rank property (theory and practice) Artem Napov Service de Métrologie Nucléaire, Université

More information

Homework. Reading: Chap. 29, Chap. 31 and Chap. 32. Suggested exercises: 29.17, 29.19, 29.22, 29.23, 29.24, 29.26, 29.27, 29.29, 29.30, 29.31, 29.

Homework. Reading: Chap. 29, Chap. 31 and Chap. 32. Suggested exercises: 29.17, 29.19, 29.22, 29.23, 29.24, 29.26, 29.27, 29.29, 29.30, 29.31, 29. Homework Reading: Chap. 29, Chap. 31 and Chap. 32 Suggested exercises: 29.17, 29.19, 29.22, 29.23, 29.24, 29.26, 29.27, 29.29, 29.30, 29.31, 29.32 Problems: 29.49, 29.51, 29.52, 29.57, 29.58, 29.59, 29.63,

More information

ECE 241L Fundamentals of Electrical Engineering. Experiment 5 Transient Response

ECE 241L Fundamentals of Electrical Engineering. Experiment 5 Transient Response ECE 241L Fundamentals of Electrical Engineering Experiment 5 Transient Response NAME PARTNER A. Objectives: I. Learn how to use the function generator and oscilloscope II. Measure step response of RC and

More information

Matrix Factorization Reading: Lay 2.5

Matrix Factorization Reading: Lay 2.5 Matrix Factorization Reading: Lay 2.5 October, 20 You have seen that if we know the inverse A of a matrix A, we can easily solve the equation Ax = b. Solving a large number of equations Ax = b, Ax 2 =

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission

More information

PH213 Chapter 24 Solutions

PH213 Chapter 24 Solutions PH213 Chapter 24 Solutions 24.12. IDENTIFY and S ET UP: Use the expression for derived in Example 24.4. Then use Eq. (24.1) to calculate Q. E XECUTE: (a) From Example 24.4, The conductor at higher potential

More information

Practical Considerations For Passive Reduction of RLC Circuits

Practical Considerations For Passive Reduction of RLC Circuits Practical Considerations For Passive Reduction of RLC Circuits Altan Odabasioglu and Mustafa Celik {altan, celik}@montereydesign.com Monterey Design Systems, Inc. Sunnyvale, CA 94089 Lawrence T. Pileggi

More information

Today in Physics 217: circuits

Today in Physics 217: circuits Today in Physics 217: circuits! Review of DC circuits: Kirchhoff s rules! Solving equations from Kirchhoff s rules for simple DC circuits 2 December 2002 Physics 217, Fall 2002 1 Lumped circuit elements:

More information

Exam 1--PHYS 202--Spring 2013

Exam 1--PHYS 202--Spring 2013 Name: Class: Date: Exam 1--PHYS 202--Spring 2013 Multiple Choice Identify the choice that best completes the statement or answers the question 1 A metallic object holds a charge of 38 10 6 C What total

More information

Stability and Passivity of the Super Node Algorithm for EM Modeling of IC s

Stability and Passivity of the Super Node Algorithm for EM Modeling of IC s Stability and Passivity of the Super Node Algorithm for EM Modeling of IC s M.V. Ugryumova and W.H.A. Schilders Abstract The super node algorithm performs model order reduction based on physical principles.

More information

Model-Order Reduction Using Variational Balanced Truncation with Spectral Shaping

Model-Order Reduction Using Variational Balanced Truncation with Spectral Shaping Model-Order Reduction Using Variational Balanced runcation with Spectral Shaping Payam Heydari Department of Electrical Engineering and Computer Science University of California Irvine, CA 92697-2625 Massoud

More information

Inductance, Inductors, RL Circuits & RC Circuits, LC, and RLC Circuits

Inductance, Inductors, RL Circuits & RC Circuits, LC, and RLC Circuits Inductance, Inductors, RL Circuits & RC Circuits, LC, and RLC Circuits Self-inductance A time-varying current in a circuit produces an induced emf opposing the emf that initially set up the timevarying

More information

! Crosstalk. ! Repeaters in Wiring. ! Transmission Lines. " Where transmission lines arise? " Lossless Transmission Line.

! Crosstalk. ! Repeaters in Wiring. ! Transmission Lines.  Where transmission lines arise?  Lossless Transmission Line. ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission

More information

An Algorithmic Framework of Large-Scale Circuit Simulation Using Exponential Integrators

An Algorithmic Framework of Large-Scale Circuit Simulation Using Exponential Integrators An Algorithmic Framework of Large-Scale Circuit Simulation Using Exponential Integrators Hao Zhuang 1, Wenjian Yu 2, Ilgweon Kang 1, Xinan Wang 1, and Chung-Kuan Cheng 1 1. University of California, San

More information

1. zero. Where an electric field line crosses an equipotential surface, the angle between the field line and the equipotential is

1. zero. Where an electric field line crosses an equipotential surface, the angle between the field line and the equipotential is Week 5 Where an electric field line crosses an equipotential surface, the angle between the field line and the equipotential is 1. zero 2. between zero and 90 3. 90 4. not enough information given to

More information

STA141C: Big Data & High Performance Statistical Computing

STA141C: Big Data & High Performance Statistical Computing STA141C: Big Data & High Performance Statistical Computing Numerical Linear Algebra Background Cho-Jui Hsieh UC Davis May 15, 2018 Linear Algebra Background Vectors A vector has a direction and a magnitude

More information

Electromagnetic Induction & Inductors

Electromagnetic Induction & Inductors Electromagnetic Induction & Inductors 1 Revision of Electromagnetic Induction and Inductors (Much of this material has come from Electrical & Electronic Principles & Technology by John Bird) Magnetic Field

More information

THE RISING demand for low voltage modern integrated

THE RISING demand for low voltage modern integrated IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 30, NO. 5, MAY 2011 691 Fast Vectorless Power Grid Verification Under an RLC Model Nahi H. Abdul Ghani, Student Member,

More information

3-D Inductance and Resistance Extraction for Interconnects

3-D Inductance and Resistance Extraction for Interconnects 3-D Inductance and Resistance Extraction for Interconnects Shuzhou Fang, Liu Yang and Zeyi Wang Dept. of Computer Science & Technology Tsinghua University, Beijing 100084, China Aug. 20, 2002 Content PEEC

More information

30.5. Iterative Methods for Systems of Equations. Introduction. Prerequisites. Learning Outcomes

30.5. Iterative Methods for Systems of Equations. Introduction. Prerequisites. Learning Outcomes Iterative Methods for Systems of Equations 0.5 Introduction There are occasions when direct methods (like Gaussian elimination or the use of an LU decomposition) are not the best way to solve a system

More information

ENGR 2405 Chapter 6. Capacitors And Inductors

ENGR 2405 Chapter 6. Capacitors And Inductors ENGR 2405 Chapter 6 Capacitors And Inductors Overview This chapter will introduce two new linear circuit elements: The capacitor The inductor Unlike resistors, these elements do not dissipate energy They

More information

A capacitor is a device that stores electric charge (memory devices). A capacitor is a device that stores energy E = Q2 2C = CV 2

A capacitor is a device that stores electric charge (memory devices). A capacitor is a device that stores energy E = Q2 2C = CV 2 Capacitance: Lecture 2: Resistors and Capacitors Capacitance (C) is defined as the ratio of charge (Q) to voltage (V) on an object: C = Q/V = Coulombs/Volt = Farad Capacitance of an object depends on geometry

More information

Ohm's Law and Resistance

Ohm's Law and Resistance Ohm's Law and Resistance Resistance Resistance is the property of a component which restricts the flow of electric current. Energy is used up as the voltage across the component drives the current through

More information

N H I. 3.2 l When a conducting coil is placed in a magnetic field, the magnetic flux is

N H I. 3.2 l When a conducting coil is placed in a magnetic field, the magnetic flux is Experiment No : EM 8 Experiment Name: Inductance of a Solenoid Objective: Investigation of the inductance of different solenoids and their dependence on certain parameters of solenoids Theoretical Information

More information

Math/CS 466/666: Homework Solutions for Chapter 3

Math/CS 466/666: Homework Solutions for Chapter 3 Math/CS 466/666: Homework Solutions for Chapter 3 31 Can all matrices A R n n be factored A LU? Why or why not? Consider the matrix A ] 0 1 1 0 Claim that this matrix can not be factored A LU For contradiction,

More information

Fast Analysis of Structured Power Grid by Triangularization Based Structure Preserving Model Order Reduction

Fast Analysis of Structured Power Grid by Triangularization Based Structure Preserving Model Order Reduction 1 Fast Analysis of Structured Power Grid by Triangularization Based Structure Preserving Model Order Reduction Hao Yu, Yiyu Shi, and Lei He Electrical Engineering Department University of California, Los

More information

PARADE: PARAmetric Delay Evaluation Under Process Variation *

PARADE: PARAmetric Delay Evaluation Under Process Variation * PARADE: PARAmetric Delay Evaluation Under Process Variation * Xiang Lu, Zhuo Li, Wangqi Qiu, D. M. H. Walker, Weiping Shi Dept. of Electrical Engineering Dept. of Computer Science Texas A&M University

More information

CHAPTER 6. Inductance, Capacitance, and Mutual Inductance

CHAPTER 6. Inductance, Capacitance, and Mutual Inductance CHAPTER 6 Inductance, Capacitance, and Mutual Inductance 6.1 The Inductor Inductance is symbolized by the letter L, is measured in henrys (H), and is represented graphically as a coiled wire. The inductor

More information

System Level Modeling of Microsystems using Order Reduction Methods

System Level Modeling of Microsystems using Order Reduction Methods System Level Modeling of Microsystems using Order Reduction Methods Sven Reitz, Jens Bastian, Joachim Haase, Peter Schneider, Peter Schwarz Fraunhofer Institute for Integrated Circuits, Branch Lab Design

More information

E40M Review - Part 1

E40M Review - Part 1 E40M Review Part 1 Topics in Part 1 (Today): KCL, KVL, Power Devices: V and I sources, R Nodal Analysis. Superposition Devices: Diodes, C, L Time Domain Diode, C, L Circuits Topics in Part 2 (Wed): MOSFETs,

More information

Basics of Network Theory (Part-I)

Basics of Network Theory (Part-I) Basics of Network Theory (PartI). A square waveform as shown in figure is applied across mh ideal inductor. The current through the inductor is a. wave of peak amplitude. V 0 0.5 t (m sec) [Gate 987: Marks]

More information

Research Reports on Mathematical and Computing Sciences

Research Reports on Mathematical and Computing Sciences ISSN 1342-284 Research Reports on Mathematical and Computing Sciences Exploiting Sparsity in Linear and Nonlinear Matrix Inequalities via Positive Semidefinite Matrix Completion Sunyoung Kim, Masakazu

More information