State Machines Composition
|
|
- Giles Payne
- 6 years ago
- Views:
Transcription
1 State Machines Composition Marco Di Natale Derived from original set by L. Uni Trento
2 Synchrony Each state machine in the composition reacts to external inputs simultaneously and instantaneously Our system react to external stimuli: for this reason they are called reactive Because our systems react synchronously to external inputs they are called synchronous/reactive (SR)
3 Series (Cascade) Composition x A y A x B y B (S A, I A, O A, uf A, si A ) (S B, I B, O B, uf B, si B ) A B M Here, the output of machine A is the input of machine B. The two machines react simultaneously (both on step n) Each machine has its own input, current state, and output. The effect of the input x A (n) propagates instantaneously through the cascade at each step: synchrony We may view the cascade of two machines as a single machine.
4 Series Composition: Definition x A y A x B y B (S A, I A, O A, uf A, si A ) (S B, I B, O B, uf B, si B ) A B M Define the 5-uple for the composite machine: States = States A x States B initialstate = (initialstate A, initialstate B ) update( (s A (n), s B (n)), x(n) ) = ( (s A (n+1), s B (n+1)), y(n) ) where (s A (n+1), y A (n)) = update A (s A (n), x(n)) and (s B (n+1), y(n)) = update B (s B (n), y A (n)) Inputs = Inputs A Outputs = Outputs B
5
6 Series Composition: Interconnection x A y A x B y B (S A, I A, O A, uf A, si A ) (S B, I B, O B, uf B, si B ) A B M Note that the internal output y A (n) is used as the internal input x B (n) to machine B. Thus, for the cascade connection to be valid, we must have Outputs A Inputs B
7 Series Composition: Diagram The state diagram for the series composition is computed by the following algorithm: 1. Draw a circle for each state in States A x States B. 2. For each state, consider each possible input to machine A. a) Find the corresponding next state in machine A. b) Find the output of machine A, which forms the input of machine B. c) Find the corresponding next state in machine B. d) Find the output of machine B. e) Draw the transition arrow to (s A (n+1), s B (n+1)). f) Label the transition arrow with the input to machine A and the output from machine B.
8 Series Composition: Example1 Consider the cascade of machine A (1-unit delay) with itself Find the composite state response and output for input x = /0 0/0 a(0) 1/0 b(1) 1/1 0/0 aa(00) 0/0 ba(10) 0/1 1/1 0/1 ab(01) 1/0 0/1 1/1 bb(11) Machine A s = (a, a), (b, a), (a, b), (a, a), (b, a) Machine A A y =
9 Series Composition: Example2 Consider the cascade of machine A and machine B below, where the output of machine A is the input of machine B. Find the composite state response and output for input x = /0 a 1/0 0/1 b 1/0 0/0 a 1/1 1/0 0/0 c 0/0 b 1/1 Machine A s = (a, a), (b, a), (a, b), (a, a) Machine B y = 0 0 0
10 Series Composition: Diagram Try drawing a single state diagram for machines A and B in the previous example: 1/0 0/0 0/0 0/0 a, a a, b a, c 0/0 0/1 1/0 1/0 0/1 1/0 b, a b, b b, c 1/0 1/0 Can we ever get to state (b, c)? Can we ever get to states (a, c) or (b, b)? Can we ever get a nonzero output?
11 Reachability 1/0 0/0 a 0/1 b 1/0 0/0 a 1/1 0/0 c 0/0 b 1/1 Machine A Machine B On its own, given its entire set of legal inputs, Machine B can reach state c and give an output of 1. But, in cascade, the inputs of Machine B are limited to the possible outputs of Machine A. Machine A cannot generate a sequence of outputs that would drive machine B into state c. This behavior is not in Behaviors A.
12 Parallel Connection x A Machine A y A x B M Machine B y B States = StatesA x StatesB initialstate = (initialstatea, initialstateb ) Output=(y A x y B ) Intput=(x A x x B ) update( (s A (n), s B (n)), x(n) ) = ( (s A (n+1), s B (n+1)), (y A (n),y B (n))) where (s A (n+1), y A (n)) = updatea(s A (n), x A (n)) and (s B (n+1), y B (n)) = updateb(s B (n), y B (n))
13 More Complicated Connections x A Machine A y A x B,EXT x B,INT Machine B y B Here, we wish to have access to the individual output y A, even when treating the cascade as one big machine. Sending a signal to more than one destination is called forking. Note also that there is an additional external input into machine B.
14
15 More Complicated Connections x A x B,EXT x B,INT Machine A Machine B y A y B Each arrow coming into or out of the composite machine originates from an interconnection point or port. Here, there are two input ports and two output ports. In the composite machine, we can express the input and output in the expected way using a set product: Inputs = Inputs A x Inputs B,EXT Outputs = Outputs A x Outputs B The set of inputs or outputs for a particular port (Outputs B, for example) is called a port alphabet.
16 Hierarchical composition x A Machine A y A x B Machine B y B x C Machine C y C x AB Machine A Machine B y AB x C Machine C y C AB We can compose A and B and then C, or we can make it in the order A (BC) obtaining bisimilar machines (machines with the same behavior).
17 Feedback/Loop composition = Fixed point f(x) Fixed point: x = f(x) f(y) x g(x) y Fixed point: x = f(y), y = g(x) Composing y = g(f(y)) y
18 Solutions of fixed point formula Problem: the result of the composition is no more a system, the way we defined it. The output update is no more a function. It is not guaranteed to have a solution. Examples: 2 solutions: ill-posed f(x)=x 2 f(x)=x 2 +1 f(x)=-x+1 x=x 2 x=x 2 +1 x=-x+1 x= 0, x= 1 no solutions: ill-posed x= {} x= 1 well-posed 2
19 Particular case: sm with no external inputs Machine A Introduce two fictitious input symbols: react and absent Outputs A Inputs A (s(n+1), y(n)) = Update A (s(n), y(n)) y(n) = Output A (s(n), y(n)) Clearly the machine stuttering always works! We are interested in non-stuttering FP Solving the FP problem is the key point
20 Example 1 All arcs outgoing from 1 output false {true}/false {false}/false {false}/true 1 2 {true}/true Outputs A = Inputs A = {true, false, absent} y(n) = output A (s(n), y(n)) All arcs outgoing from 1 output true
21 Example 1 {true}/false {false}/false {false}/true 1 2 {true}/true Given the state and the output we see if there is a fixed point solution The state determines the output false = output A (1, false) true = output A (2, true)
22 Example - Equivalent machine {react, absent} {true}/false {false}/false 1 2 {false}/true {true, false, absent} {true}/true false = output A (1, false) true = output A (2, true) {react, react, react, react, } {false, true, false, true, }
23 Example 2 {true}/false {false}/false {false}/true 1 2 {true}/false There is no fp solution for state 2 false = output A (1, false) y = output A (2, y)
24 Example 3 {true}/false {false}/false {false}/false 1 2 {true}/true There are two fp solutions for state 2 false = output A (1, false) y = output A (2, y)
25 Sufficient condition for well-formedness Feedback composition is well formed if for each loop there is at least one FSM (A) for which the output is statedetermined (all arcs outgoing from a state have the same output): reachable s A (n), x(n) absent, update A (s A (n), x(n))=b b b,sa=uf(y3,sa) A y3,s3=uf(y2,s3) M1 M3 y1,s1=uf(b,s1) M2 y2,s2=uf(y1,s2)
26 State-determined outputs Feedback composition is well formed if the output is statedetermined (all arcs outgoing from a state have the same output): reachable s(n), x(n) absent, update A (s(n), x(n))=b In this case the composition is defined as follows: update s n, x n states states A Inputs react, absent Outputs Outputs A initialstate intialstate A update A s n,b where b output A s n, x n if x n react s n, x n if x n absent
27 Example State-determined outputs ensure well-formedness also in more complex situations {true}/false {false}/false 1 2 {false}/true Machine 1 is state-determined {true}/true {react, absent} {true}/false {false}/false {false}/true {true, false, absent} 1 2 {true}/false
28 Example - (continued) Suppose both machines are in their initial states The first emits false, which is propagated by the second: Both go to 2 react/false {true}/false {false}/false {false}/true 1,1 2,2 1 2 {true}/true {react, absent} {true}/false {false}/false {false}/true {true, false, absent} 1 2 {true}/false
29 Example - (continued) Now, suppose both are in 2: The top one emits true and the bottom one emits false The top 1 remains in 2 and the bottom one goes to 1 react/false {true}/false {false}/false {false}/true 1,1 2,2 1 2 react/true {true}/true {react, absent} {true}/false {false}/false {false}/true {true, false, absent} 2,1 1 2 {true}/false
30 Example - (continued) Now, suppose top machine is in 2 and the bottom be in 1: The top one emits true and the bottom one emits false The top 1 remains in 2 and the bottom one remains in 1 react/false {true}/false {false}/false {false}/true 1,1 2,2 1 2 react/false {true}/true {react, absent} {true}/false {false}/false {false}/true {true, false, absent} 2,1 1 2 react/true {true}/false
31 Example - (continued) state (1,2) is unreachable 1,2 react/false {true}/false {false}/false 1 2 {false}/true react/false {react, absent} {true}/false {true}/true {false}/false {false}/true {true, false, absent} 1,1 2,2 1 2 react/false {true}/false 2,1 react/true
32 Consideration State-determined outputs is not a necessary condition for well-formedness The machine below is not state-determined ouput {react, absent} {true}/maybe {false}/false 1 2 {false}/maybe {true, false, maybe, absent} {true}/true
33 Consideration {react, absent} {true}/maybe {false}/false 1 2 {false}/maybe {true, false, maybe, absent} {true}/true 1 fp solution for each state false = output A (1, false) true = output A (2, true)
34 Consideration - (continued) Equivalent machine {react}/false {react, absent} 1 2 {true, false, maybe, absent} {react}/true
35 Feedback with inputs (States A, Inputs A, Outputs A, update A, initialstate A ) Inputs A2 Outputs A2 Inputs A Outputs A2 Inputs and outputs can be expressed in product form Inputs A Inputs A1 Inputs A2 Ouptus A Outputs A1 Outputs A2 Outputs A2 Inputs A1 output A output A1,output A2 where ouput A1 : states A Inputs A Ouputs A1 ouput A2 : states A Iinputs A Ouputs A2
36 The FP problem The fixed problem is to find the unknown y=(y1,y2) s.t. output A s n, x 1 n, y 2 n y 1 n, y 2 n which is equivalent to output A1 s n, x 1 n, y 2 n y 1 n output A2 s n, x 1 n, y 2 n y 2 n Composition well formed if there is a unique solution to this! x1 and s(n) are known: this is the crucial equation!
37 The FP problem - (continued) If the composition is well formed it is described by States States A Inputs Inputs A1 Outputs Outputs A1 initialstate initialstate A update s n, x n nextstate s n, x n, output s n, x n nextstate s n, x n nextstate A s n, x n, y 2 n output s n, x n output A s n, x n, y 2 n where y 2 n output A2 s n, x n, y 2 n
38 Constructive Procedure The direct construction of a feedback composition is very difficult for many state machines Constructive procedure: Begin with all unspecified signals unknown Starting from any machine try to determine as much as possible on the outputs Update the state machine with the newly acquired knowledge Repeat the process until all signals are specified or there is nothing new to learn
39 Example {react, absent} {0}/(0,1) a {1}/(1,1) b {0}/(0,0) {0,1, absent} {1}/(1,0) {0,1, absent} We start assuming unkwnown symbol on the feedback loop Let's start from state a
40 Example - (continued) {react, absent} {0}/(0,1) a {1}/(1,1) b {0}/(0,0) {0,1, absent}? 1 {1}/(1,0) {0,1, absent} 1 The output is not state determined, however the second output is bound to be 1 The value of the feedback connection is changed from unknown to 1
41 Example - (continued) {react, absent} {0}/(0,1) a {1}/(1,1) b {0}/(0,0) {0,1, absent}? 1 {1}/(1,0) {0,1, absent} 1 Knowing the presence of 1 on the feedback loop a transition to state b is triggered We are done evaluating this transition and we move to state b
42 Example - (continued) {react, absent} {0}/(0,1) a {1}/(1,1) b {0}/(0,0) {0,1, absent}? 0 {1}/(1,0) {0,1, absent} 0 In b the output is not state determined, however the second output is bound to be 0 The value of the feedback connection is changed from unknown to 0 and the only possible solution is the reaction back in b
43 Example The equivalent machine {react}/(1,1) {0,1, absent} {react, absent} a 2 {react}/(0,0) {react, react, react, react, } {(1,1), (0,0), (0,0), (0,0), }
Laurea Specialistica in Ingegneria. Ingegneria dell'automazione: Sistemi in Tempo Reale
Laurea Specialistica in Ingegneria dell'automazione Sistemi in Tempo Reale Luigi Palopoli email: palopoli@sssup.it Tel. 050 883444 Selected topics on discrete time and sampleddata systems Outline Finite
More informationFinite State Machines. CS 447 Wireless Embedded Systems
Finite State Machines CS 447 Wireless Embedded Systems Outline Discrete systems Finite State Machines Transitions Timing Update functions Determinacy and Receptiveness 1 Discrete Systems Operates in sequence
More informationIntroduction to Embedded Systems
Introduction to Embedded Systems Edward A. Lee & Sanjit A. Seshia UC Berkeley EECS 124 Spring 2008 Copyright 2008, Edward A. Lee & Sanjit A. Seshia, All rights reserved Lecture 7: Modeling Modal Behavior,
More informationSynchronous Sequential Circuit
Synchronous Sequential Circuit The change of internal state occurs in response to the synchronized clock pulses. Data are read during the clock pulse (e.g. rising-edge triggered) It is supposed to wait
More informationFormal Definition of a Finite Automaton. August 26, 2013
August 26, 2013 Why a formal definition? A formal definition is precise: - It resolves any uncertainties about what is allowed in a finite automaton such as the number of accept states and number of transitions
More informationDiscrete Dynamics Finite State Machines גרא וייס המחלקה למדעי המחשב אוניברסיטת בן-גוריון
Discrete Dynamics Finite State Machines גרא וייס המחלקה למדעי המחשב אוניברסיטת בן-גוריון 2 Recap: Actor Model An actor is a mapping of input signals to output signals S: R R k R R m where k is the number
More informationTesting from a Finite State Machine: An introduction 1
Testing from a Finite State Machine: An introduction 1 The use of Finite State Machines (FSM) to model systems has lead to much interest in deriving tests from them. Having derived a test sequence from
More informationBlock Diagrams and VisSim
Block iagrams Block iagrams and VisSim Block iagrams are a graphical way to describe how dynamic systems are interconnected. They help explain how a control system will be built and how the signals flow
More informationEmbedded Real-Time Systems
Embedded Real-Time Systems Reinhard von Hanxleden Christian-Albrechts-Universität zu Kiel Based on slides kindly provided by Edward A. Lee & Sanjit Seshia, UC Berkeley, Copyright 2008-11, All rights reserved
More informationTime and Schedulability Analysis of Stateflow Models
Time and Schedulability Analysis of Stateflow Models Marco Di Natale Scuola Superiore S. Anna Haibo Zeng Mc Gill University Outline Context: MBD of Embedded Systems Relationship with PBD An Introduction
More informationSynchronous Sequential Logic
1 IT 201 DIGITAL SYSTEMS DESIGN MODULE4 NOTES Synchronous Sequential Logic Sequential Circuits - A sequential circuit consists of a combinational circuit and a feedback through the storage elements in
More informationMTH401A Theory of Computation. Lecture 17
MTH401A Theory of Computation Lecture 17 Chomsky Normal Form for CFG s Chomsky Normal Form for CFG s For every context free language, L, the language L {ε} has a grammar in which every production looks
More informationSequential Circuits. Circuits with state. Silvina Hanono Wachman Computer Science & Artificial Intelligence Lab M.I.T. L06-1
Sequential Circuits Circuits with state Silvina Hanono Wachman Computer Science & Artificial Intelligence Lab M.I.T. L06-1 Combinational circuits A 0 A 1 A n-1. Sel lg(n) O Mux A B Comparator Result: LT,
More informationChapter Two: Finite Automata
Chapter Two: Finite Automata In theoretical computer science, automata theory is the study of abstract machines (or more appropriately, abstract 'mathematical' machines or systems) and the computational
More informationIntroduction to Embedded Systems
Introduction to Embedded Systems Edward A. Lee & Sanjit A. Seshia UC Berkeley EECS 124 Spring 2008 Copyright 2008, Edward A. Lee & Sanjit A. Seshia, All rights reserved Lecture 6: Modeling Modal Behavior,
More informationSequential Circuits Sequential circuits combinational circuits state gate delay
Sequential Circuits Sequential circuits are those with memory, also called feedback. In this, they differ from combinational circuits, which have no memory. The stable output of a combinational circuit
More information11.1 As mentioned in Experiment 10, sequential logic circuits are a type of logic circuit where the output of
EE 2449 Experiment 11 Jack Levine and Nancy Warter-Perez CALIFORNIA STATE UNIVERSITY LOS ANGELES Department of Electrical and Computer Engineering EE-2449 Digital Logic Lab EXPERIMENT 11 SEQUENTIAL CIRCUITS
More informationDiscrete Structures: Sample Questions, Exam 2, SOLUTIONS
Discrete Structures: Sample Questions, Exam 2, SOLUTIONS (This is longer than the actual test.) 1. Show that any postage of 8 cents or more can be achieved by using only -cent and 5-cent stamps. We proceed
More informationLogic design? Transistor as a switch. Layered design approach. CS/COE1541: Introduction to Computer Architecture. Logic Design Review.
Logic design? CS/COE54: Introduction to Computer rchitecture Digital hardware is implemented by way of logic design Digital circuits process and produce two discrete values: and Example: -bit full adder
More information{},{a},{a,c} {},{c} {c,d}
Modular verication of Argos Programs Agathe Merceron 1 and G. Michele Pinna 2 1 Basser Department of Computer Science, University of Sydney Madsen Building F09, NSW 2006, Australia agathe@staff.cs.su.oz.au
More informationCSE140L: Components and Design Techniques for Digital Systems Lab. FSMs. Instructor: Mohsen Imani. Slides from Tajana Simunic Rosing
CSE140L: Components and Design Techniques for Digital Systems Lab FSMs Instructor: Mohsen Imani Slides from Tajana Simunic Rosing Source: Vahid, Katz 1 FSM design example Moore vs. Mealy Remove one 1 from
More informationCh 7. Finite State Machines. VII - Finite State Machines Contemporary Logic Design 1
Ch 7. Finite State Machines VII - Finite State Machines Contemporary Logic esign 1 Finite State Machines Sequential circuits primitive sequential elements combinational logic Models for representing sequential
More informationMATH 2250 Exam 1 Solutions
MATH 2250 Exam 1 Solutions Name Answer every question on the exam there is no penalty for guessing. Calculators and similar aids are not allowed. There are a total of 60 points possible: 20 in Part 1,
More informationESE535: Electronic Design Automation. Today. Motivation. FSM Equivalence. Question. Cornerstone Result. Sequential Verification
ESE535: Electronic Design Automation Day 21: April 13, 2015 FSM Equivalence Checking Today Sequential Verification FSM equivalence Issues Extracting STG Valid state reduction Incomplete Specification Behavioral
More informationInformation System Design IT60105
n IT60105 Lecture 13 Statechart Diagrams Lecture #13 What is a Statechart diagram? Basic components in a state-chart diagram and their notations Examples: Process Order in OLP system What is a Statechart
More informationIf a function has an inverse then we can determine the input if we know the output. For example if the function
1 Inverse Functions We know what it means for a relation to be a function. Every input maps to only one output, it passes the vertical line test. But not every function has an inverse. A function has no
More informationENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic
ENGG 1203 Tutorial_9 - Review Boolean Algebra 1. Combinational & Sequential Logic 2. Computer Systems 3. Electronic Circuits 4. Signals, Systems, and Control Remark : Multiple Choice Questions : ** Check
More informationDepartment of Electrical & Electronics EE-333 DIGITAL SYSTEMS
Department of Electrical & Electronics EE-333 DIGITAL SYSTEMS 1) Given the two binary numbers X = 1010100 and Y = 1000011, perform the subtraction (a) X -Y and (b) Y - X using 2's complements. a) X = 1010100
More informationELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)
ELEC 2200-002 Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering
More informationChapter 9 Asynchronous Sequential Logic
9.1 Introduction EEA051 - Digital Logic 數位邏輯 Chapter 9 Asynchronous Sequential Logic 吳俊興高雄大學資訊工程學系 December 2004 Two major types of sequential circuits: depending on timing of their signals Asynchronous
More informationEquivalence Checking of Sequential Circuits
Equivalence Checking of Sequential Circuits Sanjit Seshia EECS UC Berkeley With thanks to K. Keutzer, R. Rutenbar 1 Today s Lecture What we know: How to check two combinational circuits for equivalence
More informationInteracting Vehicles: Rules of the Game
Chapter 7 Interacting Vehicles: Rules of the Game In previous chapters, we introduced an intelligent control method for autonomous navigation and path planning. The decision system mainly uses local information,
More informationCS/COE1541: Introduction to Computer Architecture. Logic Design Review. Sangyeun Cho. Computer Science Department University of Pittsburgh
CS/COE54: Introduction to Computer Architecture Logic Design Review Sangyeun Cho Computer Science Department Logic design? Digital hardware is implemented by way of logic design Digital circuits process
More informationLecture 19 IIR Filters
Lecture 19 IIR Filters Fundamentals of Digital Signal Processing Spring, 2012 Wei-Ta Chu 2012/5/10 1 General IIR Difference Equation IIR system: infinite-impulse response system The most general class
More informationInference in Bayesian Networks
Andrea Passerini passerini@disi.unitn.it Machine Learning Inference in graphical models Description Assume we have evidence e on the state of a subset of variables E in the model (i.e. Bayesian Network)
More informationNondeterministic finite automata
Lecture 3 Nondeterministic finite automata This lecture is focused on the nondeterministic finite automata (NFA) model and its relationship to the DFA model. Nondeterminism is an important concept in the
More informationConsistent Global States of Distributed Systems: Fundamental Concepts and Mechanisms. CS 249 Project Fall 2005 Wing Wong
Consistent Global States of Distributed Systems: Fundamental Concepts and Mechanisms CS 249 Project Fall 2005 Wing Wong Outline Introduction Asynchronous distributed systems, distributed computations,
More informationCDS Solutions to Final Exam
CDS 22 - Solutions to Final Exam Instructor: Danielle C Tarraf Fall 27 Problem (a) We will compute the H 2 norm of G using state-space methods (see Section 26 in DFT) We begin by finding a minimal state-space
More informationCyber-Physical Systems Discrete Dynamics
Cyber-Physical Systems Discrete Dynamics ICEN 553/453 Fall 2018 Prof. Dola Saha 1 Discrete Systems Ø Discrete = individually separate / distinct Ø A discrete system is one that operates in a sequence of
More informationTuring machines Finite automaton no storage Pushdown automaton storage is a stack What if we give the automaton a more flexible storage?
Turing machines Finite automaton no storage Pushdown automaton storage is a stack What if we give the automaton a more flexible storage? What is the most powerful of automata? In this lecture we will introduce
More informationDigital Electronics Sequential Logic
/5/27 igital Electronics Sequential Logic r. I. J. Wassell Sequential Logic The logic circuits discussed previously are known as combinational, in that the output depends only on the condition of the latest
More informationComputers also need devices capable of Storing data and information Performing mathematical operations on such data
Sequential Machines Introduction Logic devices examined so far Combinational Output function of input only Output valid as long as input true Change input change output Computers also need devices capable
More informationDiscrete Structures: Sample Questions, Exam 2, SOLUTIONS
Discrete Structures: Sample Questions, Exam, SOLUTIONS This is longer than the actual test.) 1. List all the strings over X = {a, b, c} of length or less. λ, a, b, c, aa, ab, ac, ba, bb, bc, ca, cb, cc..
More informationCHAPTER 9: SEQUENTIAL CIRCUITS
CHAPTER 9: ASYNCHRONOUS SEUENTIAL CIRCUITS Chapter Objectives 2 Sequential circuits that are not snchronized b a clock Asnchronous circuits Analsis of Asnchronous circuits Snthesis of Asnchronous circuits
More informationLast lecture Counter design Finite state machine started vending machine example. Today Continue on the vending machine example Moore/Mealy machines
Lecture 2 Logistics HW6 due Wednesday Lab 7 this week (Tuesday exception) Midterm 2 Friday (covers material up to simple FSM (today)) Review on Thursday Yoky office hour on Friday moved to Thursday 2-:2pm
More informationLesson 12: Solving Equations
Exploratory Exercises 1. Alonzo was correct when he said the following equations had the same solution set. Discuss with your partner why Alonzo was correct. (xx 1)(xx + 3) = 17 + xx (xx 1)(xx + 3) = xx
More informationCombinational Logic. Mantıksal Tasarım BBM231. section instructor: Ufuk Çelikcan
Combinational Logic Mantıksal Tasarım BBM23 section instructor: Ufuk Çelikcan Classification. Combinational no memory outputs depends on only the present inputs expressed by Boolean functions 2. Sequential
More informationLet s now begin to formalize our analysis of sequential machines Powerful methods for designing machines for System control Pattern recognition Etc.
Finite State Machines Introduction Let s now begin to formalize our analysis of sequential machines Powerful methods for designing machines for System control Pattern recognition Etc. Such devices form
More informationA subtle problem. An obvious problem. An obvious problem. An obvious problem. No!
A subtle problem An obvious problem when LC = t do S doesn t make sense for Lamport clocks! there is no guarantee that LC will ever be S is anyway executed after LC = t Fixes: if e is internal/send and
More informationFSM Optimization. Counter Logic Diagram Q1 Q2 Q3. Counter Implementation using RS FF 10/13/2015
/3/5 CS: Digital Design http://jatinga.iitg.ernet.in/~asahu/cs FSM Optimization A. Sahu Dept of Comp. Sc. & Engg. Indian Institute of Technology Guwahati Outline Last Class: Comb. Cirt. Complexity (CCC)
More informationCSE 311 Lecture 23: Finite State Machines. Emina Torlak and Kevin Zatloukal
CSE 3 Lecture 3: Finite State Machines Emina Torlak and Kevin Zatloukal Topics Finite state machines (FSMs) Definition and examples. Finite state machines with output Definition and examples. Finite state
More informationSequential Logic. Handouts: Lecture Slides Spring /27/01. L06 Sequential Logic 1
Sequential Logic Handouts: Lecture Slides 6.4 - Spring 2 2/27/ L6 Sequential Logic Roadmap so far Fets & voltages Logic gates Combinational logic circuits Sequential Logic Voltage-based encoding V OL,
More informationProblem Set 9 Solutions
CSE 26 Digital Computers: Organization and Logical Design - 27 Jon Turner Problem Set 9 Solutions. For each of the sequential circuits shown below, draw in the missing parts of the timing diagrams. You
More informationName: Period: Date: Find the following elements according to their group and period: Write the excited state electron configuration of Na.
Name: Period: Date: UNIT 3: Electrons Lesson 3: Small particles, big similarities Do Now: By the end of today, you will have an answer to: Why do elements within the same group react similarly? Find the
More informationA metal cube of side length 10 cm is melted down and recast as a sphere. Calculate the percentage change in the surface area
CARD 1 A metal cube of side length 10 cm is melted down and recast as a sphere. Calculate the percentage change in the surface area CARD 2 The two shapes have the same perimeter Calculate the difference
More informationMethods for the specification and verification of business processes MPB (6 cfu, 295AA)
Methods for the specification and verification of business processes MPB (6 cfu, 295AA) Roberto Bruni http://www.di.unipi.it/~bruni 20 - Workflow modules 1 Object We study Workflow modules to model interaction
More informationRepeated roots continuity argument
5 Repeated roots 5.1 Leaky-tank background 64 5.2 Numerical computation 65 5.3 Analyzing the output signal 67 5.4 Deforming the system: The continuity argument 68 5.5 Higher-order cascades 70 After reading
More informationComparing State Machines: Equivalence and Refinement
Chapter 14 Comparing State Machines: Equivalence and Refinement Hongwei Zhang http://www.cs.wayne.edu/~hzhang/ Ack.: this lecture is prepared in part based on slides of Lee, Sangiovanni-Vincentelli, Seshia.
More informationLanguage Stability and Stabilizability of Discrete Event Dynamical Systems 1
Language Stability and Stabilizability of Discrete Event Dynamical Systems 1 Ratnesh Kumar Department of Electrical Engineering University of Kentucky Lexington, KY 40506-0046 Vijay Garg Department of
More informationSection 7.1: Functions Defined on General Sets
Section 7.1: Functions Defined on General Sets In this chapter, we return to one of the most primitive and important concepts in mathematics - the idea of a function. Functions are the primary object of
More informationCS 373: Theory of Computation. Fall 2010
CS 373: Theory of Computation Gul Agha Mahesh Viswanathan Fall 2010 1 1 Normal Forms for CFG Normal Forms for Grammars It is typically easier to work with a context free language if given a CFG in a normal
More informationCSE 211. Pushdown Automata. CSE 211 (Theory of Computation) Atif Hasan Rahman
CSE 211 Pushdown Automata CSE 211 (Theory of Computation) Atif Hasan Rahman Lecturer Department of Computer Science and Engineering Bangladesh University of Engineering & Technology Adapted from slides
More informationModels for representing sequential circuits
Sequential Circuits Models for representing sequential circuits Finite-state machines (Moore and Mealy) Representation of memory (states) Changes in state (transitions) Design procedure State diagrams
More informationCalculating Truss Forces. Method of Joints
Calculating Truss Forces Method of Joints Forces Compression body being squeezed Tension body being stretched Truss truss is composed of slender members joined together at their end points. They are usually
More informationCS61c: Representations of Combinational Logic Circuits
CS61c: Representations of Combinational Logic Circuits J. Wawrzynek March 5, 2003 1 Introduction Recall that synchronous systems are composed of two basic types of circuits, combination logic circuits,
More informationSynchronous Reactive Systems
Synchronous Reactive Systems Stephen Edwards sedwards@synopsys.com Synopsys, Inc. Outline Synchronous Reactive Systems Heterogeneity and Ptolemy Semantics of the SR Domain Scheduling the SR Domain 2 Reactive
More informationMath 2534 Solution to Test 3A Spring 2010
Math 2534 Solution to Test 3A Spring 2010 Problem 1: (10pts) Prove that R is a transitive relation on Z when given that mrpiff m pmod d (ie. d ( m p) ) Solution: The relation R is transitive, if arb and
More informationIntroduction to Functions
Mathematics for Economists Introduction to Functions Introduction In economics we study the relationship between variables and attempt to explain these relationships through economic theory. For instance
More informationClosure under the Regular Operations
Closure under the Regular Operations Application of NFA Now we use the NFA to show that collection of regular languages is closed under regular operations union, concatenation, and star Earlier we have
More informationSignal and Systems. L. Palopoli Tel
Signal and Systems L. Palopoli email:palopoli@dit.unitn.it Tel. +39 0461 883967 Signal and Systems Signal and systems are useful models to produce manipulate transmit store relevant information on our
More informationProblem Class 4. More State Machines (Problem Sheet 3 con t)
Problem Class 4 More State Machines (Problem Sheet 3 con t) Peter Cheng Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.imperial.ac.k/pcheng/ee2_digital/ E-mail: p.cheng@imperial.ac.k
More informationLecture 7: Logic design. Combinational logic circuits
/24/28 Lecture 7: Logic design Binary digital circuits: Two voltage levels: and (ground and supply voltage) Built from transistors used as on/off switches Analog circuits not very suitable for generic
More informationLet us first give some intuitive idea about a state of a system and state transitions before describing finite automata.
Finite Automata Automata (singular: automation) are a particularly simple, but useful, model of computation. They were initially proposed as a simple model for the behavior of neurons. The concept of a
More informationWeakest Precondition Calculus
Weakest Precondition Calculus COMP2600 Formal Methods for Software Engineering Rajeev Goré Australian National University Semester 2, 2016 (Most lecture slides due to Ranald Clouston) COMP 2600 Weakest
More informationDeterministic Finite Automaton (DFA)
1 Lecture Overview Deterministic Finite Automata (DFA) o accepting a string o defining a language Nondeterministic Finite Automata (NFA) o converting to DFA (subset construction) o constructed from a regular
More informationQueens College, CUNY, Department of Computer Science Numerical Methods CSCI 361 / 761 Spring 2018 Instructor: Dr. Sateesh Mane.
Queens College, CUNY, Department of Computer Science Numerical Methods CSCI 361 / 761 Spring 2018 Instructor: Dr. Sateesh Mane c Sateesh R. Mane 2018 3 Lecture 3 3.1 General remarks March 4, 2018 This
More informationThe Unsolvability of the Halting Problem. Chapter 19
The Unsolvability of the Halting Problem Chapter 19 Languages and Machines SD D Context-Free Languages Regular Languages reg exps FSMs cfgs PDAs unrestricted grammars Turing Machines D and SD A TM M with
More informationLecture 10: Synchronous Sequential Circuits Design
Lecture 0: Synchronous Sequential Circuits Design. General Form Input Combinational Flip-flops Combinational Output Circuit Circuit Clock.. Moore type has outputs dependent only on the state, e.g. ripple
More informationAutomata: a short introduction
ILIAS, University of Luxembourg Discrete Mathematics II May 2012 What is a computer? Real computers are complicated; We abstract up to an essential model of computation; We begin with the simplest possible
More informationAutomata Theory (2A) Young Won Lim 5/31/18
Automata Theory (2A) Copyright (c) 2018 Young W. Lim. Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later
More informationComputation Histories
208 Computation Histories The computation history for a Turing machine on an input is simply the sequence of configurations that the machine goes through as it processes the input. An accepting computation
More informationIT T35 Digital system desigm y - ii /s - iii
UNIT - II Combinational Logic Adders subtractors code converters binary parallel adder decimal adder magnitude comparator encoders decoders multiplexers demultiplexers-binarymultiplier Parity generator
More informationMidterm Exam 2 CS 341: Foundations of Computer Science II Fall 2018, face-to-face day section Prof. Marvin K. Nakayama
Midterm Exam 2 CS 341: Foundations of Computer Science II Fall 2018, face-to-face day section Prof. Marvin K. Nakayama Print family (or last) name: Print given (or first) name: I have read and understand
More informationSynchronous Sequential Circuit Design. Dr. Ehab A. H. AL-Hialy Page 1
Synchronous Sequential Circuit Design Dr. Ehab A. H. AL-Hialy Page Motivation Analysis of a few simple circuits Generalizes to Synchronous Sequential Circuits (SSC) Outputs are Function of State (and Inputs)
More informationOur Problem. Model. Clock Synchronization. Global Predicate Detection and Event Ordering
Our Problem Global Predicate Detection and Event Ordering To compute predicates over the state of a distributed application Model Clock Synchronization Message passing No failures Two possible timing assumptions:
More informationLecture 14: State Tables, Diagrams, Latches, and Flip Flop
EE210: Switching Systems Lecture 14: State Tables, Diagrams, Latches, and Flip Flop Prof. YingLi Tian Nov. 6, 2017 Department of Electrical Engineering The City College of New York The City University
More informationLanguages, regular languages, finite automata
Notes on Computer Theory Last updated: January, 2018 Languages, regular languages, finite automata Content largely taken from Richards [1] and Sipser [2] 1 Languages An alphabet is a finite set of characters,
More informationEmbedded Systems 5. Synchronous Composition. Lee/Seshia Section 6.2
Embedded Systems 5-1 - Synchronous Composition Lee/Seshia Section 6.2 Important semantic model for concurrent composition Here: composition of actors Foundation of Statecharts, Simulink, synchronous programming
More informationUsing the Principles of Synchronous Languages in Discrete-event and Continuous-time Models
Using the Principles of Synchronous Languages in Discrete-event and Continuous-time Models Edward A. Lee Robert S. Pepper Distinguished Professor Chair of EECS UC Berkeley With special thanks to Stephen
More informationNon-emptiness Testing for TMs
180 5. Reducibility The proof of unsolvability of the halting problem is an example of a reduction: a way of converting problem A to problem B in such a way that a solution to problem B can be used to
More informationPacket #5: Binary Relations. Applied Discrete Mathematics
Packet #5: Binary Relations Applied Discrete Mathematics Table of Contents Binary Relations Summary Page 1 Binary Relations Examples Page 2 Properties of Relations Page 3 Examples Pages 4-5 Representations
More informationEmbedded Systems Development
Embedded Systems Development Lecture 2 Finite Automata & SyncCharts Daniel Kästner AbsInt Angewandte Informatik GmbH kaestner@absint.com Some things I forgot to mention 2 Remember the HISPOS registration
More informationFinite Automata - Deterministic Finite Automata. Deterministic Finite Automaton (DFA) (or Finite State Machine)
Finite Automata - Deterministic Finite Automata Deterministic Finite Automaton (DFA) (or Finite State Machine) M = (K, Σ, δ, s, A), where K is a finite set of states Σ is an input alphabet s K is a distinguished
More information1 Probabilities. 1.1 Basics 1 PROBABILITIES
1 PROBABILITIES 1 Probabilities Probability is a tricky word usually meaning the likelyhood of something occuring or how frequent something is. Obviously, if something happens frequently, then its probability
More informationEE 209 Spiral 1 Exam Solutions Name:
EE 29 Spiral Exam Solutions Name:.) Answer the following questions as True or False a.) A 4-to- multiplexer requires at least 4 select lines: true / false b.) An 8-to- mux and no other logic can be used
More informationBring a printed copy of this lab to your lab section. We will answer the lettered questions in class.
Lab 2 GEO 302C Week of January 30, 2006. Bring a printed copy of this lab to your lab section. We will answer the lettered questions in class. Goal for today: Be able to understand the greenhouse effect
More informationEmbedded Systems 2. REVIEW: Actor models. A system is a function that accepts an input signal and yields an output signal.
Embedded Systems 2 REVIEW: Actor models A system is a function that accepts an input signal and yields an output signal. The domain and range of the system function are sets of signals, which themselves
More informationMS 2001: Test 1 B Solutions
MS 2001: Test 1 B Solutions Name: Student Number: Answer all questions. Marks may be lost if necessary work is not clearly shown. Remarks by me in italics and would not be required in a test - J.P. Question
More informationComputer Science 324 Computer Architecture Mount Holyoke College Fall Topic Notes: Digital Logic
Computer Science 324 Computer Architecture Mount Holyoke College Fall 2007 Topic Notes: Digital Logic Our goal for the next few weeks is to paint a a reasonably complete picture of how we can go from transistor
More informationOn the Design of Adaptive Supervisors for Discrete Event Systems
On the Design of Adaptive Supervisors for Discrete Event Systems Vigyan CHANDRA Department of Technology, Eastern Kentucky University Richmond, KY 40475, USA and Siddhartha BHATTACHARYYA Division of Computer
More information