Introduction to Embedded Systems

Size: px
Start display at page:

Download "Introduction to Embedded Systems"

Transcription

1 Introduction to Embedded Systems Edward A. Lee & Sanjit A. Seshia UC Berkeley EECS 124 Spring 2008 Copyright 2008, Edward A. Lee & Sanjit A. Seshia, All rights reserved Lecture 7: Modeling Modal Behavior, Part II Recap of the last lecture Finite-state machine represented as a 5-tuple (States, Inputs, Outputs, update, initialstate determinacy, receptiveness Non-determinism, ND FSM (States, Inputs, Outputs, possibleupdates, initialstates Behavior & trace EECS 124, UC Berkeley: 2 1

2 Topic: Modeling with Finite-State Machines (FSMs Suppose that our only modeling formalism is the Finite-State Machine Four questions: How to represent the system for: Mathematical analysis So that a computer program can manipulate it How to model its environment? How to represent what the system MUST do its specification? How to check whether the system satisfies its specification in its operating environment? EECS 124, UC Berkeley: 3 Stuttering What happens when there is no input to the system? i.e. at step n, input signals x, x(n = absent The FSM s state remains unchanged. This is termed stuttering. EECS 124, UC Berkeley: 4 2

3 Stuttering What happens when there is no input to the system? i.e. at step n, input signals x, x(n = absent The FSM s state remains unchanged. This is termed stuttering. We model this using the special input symbol: absent an absent output can also be modeled this way update(s, absent = (s, absent Is this the only way to model a stuttering transition? EECS 124, UC Berkeley: 5 Example: Discretized irobot Hill Climber EECS 124, UC Berkeley: 6 3

4 FSM Controller for irobot EECS 124, UC Berkeley: 7 FSM Controller for irobot {level} / {drive_one_sq} tilt drive absent / {rotate} EECS 124, UC Berkeley: 8 4

5 Two FSM Controllers for the irobot {level} / {drive_one_sq} tilt drive Version 1: M 1 absent / {rotate} {level} / {drive_one_sq} Version 2: M 2 tilt drive0 drive1 drive2 absent / {rotate} Tries to track square s y-coordinate EECS 124, UC Berkeley: 9 Comparing state machines Let M 1 and M 2 be two FSMs M 2 obtained by implementing (adding more detail to M 1 Mathematically, what does it mean for M 2 to implement M 1? EECS 124, UC Berkeley: 10 5

6 Comparing state machines Let M 1 and M 2 be two FSMs M 2 obtained by implementing (adding more detail to M 1 Mathematically, what does it mean for M 2 to implement M 1? Two possible answers: 1. Trace containment 2. Simulation EECS 124, UC Berkeley: 11 Behavior/Trace containment Let M 1 = (S 1, U 1, s 10 and M 2 = (S 2, I 2, O 2, U 2 where I 1 I 2 and O 1 O 2 L(M = set of observable traces of M leave out states, only retain common inputs/outputs Defn 1: M 2 implements M 1 iff L(M 2 L(M 1 L(M 2 L(M 1 EECS 124, UC Berkeley: 12 6

7 Is L(M 2 L(M 1? {level} / {drive_one_sq} tilt drive Version 1: M 1 absent / {rotate} {level} / {drive_one_sq} Version 2: M 2 tilt drive0 drive1 drive2 absent / {rotate} EECS 124, UC Berkeley: 13 Simulation Intuition: a matching game between the two FSMs Let M 1 = (S 1, U 1, s 10 and M 2 = (S 2, I 2, O 2, U 2 where I 1 I 2 and O 1 O 2 M 1 M 2 i i U 1 U 2 n n+1 Correspondence: Common output signals take same values EECS 124, UC Berkeley: 14 7

8 Simulation Intuition: a matching game between the two FSMs Let M 1 = (S 1, U 1, s 10 and M 2 = (S 2, I 2, O 2, U 2 where I 1 I 2 and O 1 O 2 M 1 M 2 R U 1 i i U 2 R Defn2 : M 2 implements M 1 iff M 1 simulates M 2 EECS 124, UC Berkeley: 15 Formal definition of Simulation Let M 1 = (S 1, U 1, s 10 and M 2 = (S 2, I 2, O 2, U 2 where I 1 I 2 and O 1 O 2 We say M 1 simulates M 2 iff there exists a set R S 1 S 2 such that 1. R(s For all (s 1, s 2 R, the following condition holds: For all i I 2, and (t 2, o 2 = U 2 (s 2, i, there exists a (t 1, o 1 = U 1 (s 1, i I 1 s.t. (t 1, o 1 R and o 2 O 1 = o 1 R is called the simulation relation EECS 124, UC Berkeley: 16 8

9 Does M 1 simulate M 2? What s R? {level} / {drive_one_sq} tilt drive Version 1: M 1 absent / {rotate} {level} / {drive_one_sq} Version 2: M 2 tilt drive0 drive1 drive2 absent / {rotate} EECS 124, UC Berkeley: 17 Bisimulation (differences with simulation in red Let M 1 = (S 1, U 1, s 10 and M 2 = (S 2, I 2, O 2, U 2 where I = I 1 = I 2 and O = O 1 = O 2 We say M 1 bisimulates M 2 iff there exists a set R S 1 S 2 such that 1. R(s For all (s 1, s 2 R, the following conditions hold: For all i I, and (t 2, o 2 = U 2 (s 2, i, there exists a (t 1, o 1 = U 1 (s 1, i s.t. (t 1, o 1 R and o 2 = o 1 For all i I, and (t 1, o 1 = U 1 (s 1, i, there exists a (t 2, o 2 = U 2 (s 2, i s.t. (t 2, o 2 R and o 2 = o 1 EECS 124, UC Berkeley: 18 9

10 Simulation and Trace Containment Theorem: If M 1 simulates M 2, then L(M 2 L(M 1 Note: If L(M 2 L(M 1 then M 1 need not simulate M 2 EECS 124, UC Berkeley: 19 Modeling Systems with Communicating Finite-State Machines (FSMs Systems are made up of many communicating components How do we build an FSM model from smaller component FSM models? 1. Composition synchronous or asynchronous 2. Hierarchical modeling & Statecharts EECS 124, UC Berkeley: 20 10

11 Example: Traffic Light Controller EECS 124, UC Berkeley: 21 Environment of the Controller: Cars This FSM models the sensor input to the Controller; it has a single output signal iscar. As a modeling choice, we can introduce an input to this FSM as well. EECS 124, UC Berkeley: 22 11

12 Composition of FSMs based on Connectivity Side-by-side composition Cascade composition Feedback composition (see Lee & Varaiya, Ch. 4 for more kinds of composition EECS 124, UC Berkeley: 23 Side-by-Side Composition EECS 124, UC Berkeley: 24 12

13 Side-by-Side Composition EECS 124, UC Berkeley: 25 Cascade Composition EECS 124, UC Berkeley: 26 13

14 Feedback Composition Can apply composition hierarchically EECS 124, UC Berkeley: 27 Composition in the Traffic Light Example Controller Car Env Timer EECS 124, UC Berkeley: 28 14

15 Synchronous Composition M 1 = (S 1, U 1, s 10 and M 2 = (S 2, I 2, O 2, U 2 M is the synchronous composition of M 1 and M 2 = (S 1 S 2 I 2 O 2, U, (s 10 where U is defined exactly as in the side-by-side composition definition earlier (Note: Inputs and Outputs of M 1 and M 2 can be interconnected EECS 124, UC Berkeley: 29 Asynchronous Composition M 1 = (S 1, U 1, s 10 and M 2 = (S 2, I 2, O 2, U 2 M is the asynchronous composition of M 1 and M 2 = (S 1 S 2 I 2 O 2, U, (s 10 where U((s 1, s 2, (i 1, i 2 = ((s 1, s 2, (o 1, o 2 and OR (s 1, o 1 = U 1 (s 1, i 1 AND M 2 stutters (s 2, o 2 = U 2 (s 2, i 2 AND M 1 stutters EECS 124, UC Berkeley: 30 15

16 The Need for Hierarchical Representation Suppose we have a network of communicating FSMs We want to construct and analyze the synchronous composition of all of those FSMs Is it easy to simply construct the composition ( flat representation and work with that? EECS 124, UC Berkeley: 31 Problems with Flat FSM Representation Exponential blow-up possible during composition Too much detail for humans Not a natural way of representing parallel composition Does not reflect modular (top-down or bottom-up development Common structure cannot be easily extracted: e.g., what happens when an interrupt is received? EECS 124, UC Berkeley: 32 16

17 Hierarchical Modeling and Statecharts Modeling with Hierarchy Orthogonality (AND-states and OR-states Broadcast (for communication Example due to Reinhard von Hanxleden EECS 124, UC Berkeley: 33 17

Introduction to Embedded Systems

Introduction to Embedded Systems Introduction to Embedded Systems Edward A. Lee & Sanjit A. Seshia UC Berkeley EECS 124 Spring 2008 Copyright 2008, Edward A. Lee & Sanjit A. Seshia, All rights reserved Lecture 6: Modeling Modal Behavior,

More information

Embedded Real-Time Systems

Embedded Real-Time Systems Embedded Real-Time Systems Reinhard von Hanxleden Christian-Albrechts-Universität zu Kiel Based on slides kindly provided by Edward A. Lee & Sanjit Seshia, UC Berkeley, Copyright 2008-11, All rights reserved

More information

Finite-State Model Checking

Finite-State Model Checking EECS 219C: Computer-Aided Verification Intro. to Model Checking: Models and Properties Sanjit A. Seshia EECS, UC Berkeley Finite-State Model Checking G(p X q) Temporal logic q p FSM Model Checker Yes,

More information

Discrete Dynamics Finite State Machines גרא וייס המחלקה למדעי המחשב אוניברסיטת בן-גוריון

Discrete Dynamics Finite State Machines גרא וייס המחלקה למדעי המחשב אוניברסיטת בן-גוריון Discrete Dynamics Finite State Machines גרא וייס המחלקה למדעי המחשב אוניברסיטת בן-גוריון 2 Recap: Actor Model An actor is a mapping of input signals to output signals S: R R k R R m where k is the number

More information

Equivalence Checking of Sequential Circuits

Equivalence Checking of Sequential Circuits Equivalence Checking of Sequential Circuits Sanjit Seshia EECS UC Berkeley With thanks to K. Keutzer, R. Rutenbar 1 Today s Lecture What we know: How to check two combinational circuits for equivalence

More information

Comparing State Machines: Equivalence and Refinement

Comparing State Machines: Equivalence and Refinement Chapter 14 Comparing State Machines: Equivalence and Refinement Hongwei Zhang http://www.cs.wayne.edu/~hzhang/ Ack.: this lecture is prepared in part based on slides of Lee, Sangiovanni-Vincentelli, Seshia.

More information

Equivalence of DFAs and NFAs

Equivalence of DFAs and NFAs CS 172: Computability and Complexity Equivalence of DFAs and NFAs It s a tie! DFA NFA Sanjit A. Seshia EECS, UC Berkeley Acknowledgments: L.von Ahn, L. Blum, M. Blum What we ll do today Prove that DFAs

More information

Model-Based Design. Chapter Modeling Physical Dynamics Newtonian Mechanics

Model-Based Design. Chapter Modeling Physical Dynamics Newtonian Mechanics Chapter 1 Model-Based Design Models of cyber-physical systems must include both the physical parts and the computing and networking parts. The models will typically need to represent both static and dynamic

More information

Finite State Machines. CS 447 Wireless Embedded Systems

Finite State Machines. CS 447 Wireless Embedded Systems Finite State Machines CS 447 Wireless Embedded Systems Outline Discrete systems Finite State Machines Transitions Timing Update functions Determinacy and Receptiveness 1 Discrete Systems Operates in sequence

More information

Introduction to Embedded Systems

Introduction to Embedded Systems Introduction to Embedded Systems Sanjit A. Seshia UC Berkeley EECS 149/249A Fall 2015 2008-2015: E. A. Lee, A. L. Sangiovanni-Vincentelli, S. A. Seshia. All rights reserved. Chapter 13: Specification and

More information

Cyber-Physical Systems Discrete Dynamics

Cyber-Physical Systems Discrete Dynamics Cyber-Physical Systems Discrete Dynamics ICEN 553/453 Fall 2018 Prof. Dola Saha 1 Discrete Systems Ø Discrete = individually separate / distinct Ø A discrete system is one that operates in a sequence of

More information

Laurea Specialistica in Ingegneria. Ingegneria dell'automazione: Sistemi in Tempo Reale

Laurea Specialistica in Ingegneria. Ingegneria dell'automazione: Sistemi in Tempo Reale Laurea Specialistica in Ingegneria dell'automazione Sistemi in Tempo Reale Luigi Palopoli email: palopoli@sssup.it Tel. 050 883444 Selected topics on discrete time and sampleddata systems Outline Finite

More information

Embedded Systems 2. REVIEW: Actor models. A system is a function that accepts an input signal and yields an output signal.

Embedded Systems 2. REVIEW: Actor models. A system is a function that accepts an input signal and yields an output signal. Embedded Systems 2 REVIEW: Actor models A system is a function that accepts an input signal and yields an output signal. The domain and range of the system function are sets of signals, which themselves

More information

Sanjit A. Seshia EECS, UC Berkeley

Sanjit A. Seshia EECS, UC Berkeley EECS 219C: Computer-Aided Verification Explicit-State Model Checking: Additional Material Sanjit A. Seshia EECS, UC Berkeley Acknowledgments: G. Holzmann Checking if M satisfies : Steps 1. Compute Buchi

More information

State Machines Composition

State Machines Composition State Machines Composition Marco Di Natale marco@sssup.it Derived from original set by L. Palopoli @ Uni Trento Synchrony Each state machine in the composition reacts to external inputs simultaneously

More information

Compositional Reasoning

Compositional Reasoning EECS 219C: Computer-Aided Verification Compositional Reasoning and Learning for Model Generation Sanjit A. Seshia EECS, UC Berkeley Acknowledgments: Avrim Blum Compositional Reasoning S. A. Seshia 2 1

More information

Embedded Systems 5. Synchronous Composition. Lee/Seshia Section 6.2

Embedded Systems 5. Synchronous Composition. Lee/Seshia Section 6.2 Embedded Systems 5-1 - Synchronous Composition Lee/Seshia Section 6.2 Important semantic model for concurrent composition Here: composition of actors Foundation of Statecharts, Simulink, synchronous programming

More information

EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization

EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Discrete Systems Lecture: Automata, State machines, Circuits Stavros Tripakis University of California, Berkeley Stavros

More information

Minimization of DFAs

Minimization of DFAs CS 72: Computability and Complexity Minimization of DFAs Sanjit A. Seshia EECS, UC Berkeley Acknowledgments: L.von Ahn, L. Blum, M. Blum, A. Sinclair What is Minimization? Minimized DFA for language L

More information

A Compositional Approach to Bisimulation of Arenas of Finite State Machines

A Compositional Approach to Bisimulation of Arenas of Finite State Machines A Compositional Approach to Bisimulation of Arenas of Finite State Machines Giordano Pola, Maria D. Di Benedetto and Elena De Santis Department of Electrical and Information Engineering, Center of Excellence

More information

CS 172: Computability and Complexity. Introduction and Course Overview. Sanjit A. Seshia EECS, UC Berkeley

CS 172: Computability and Complexity. Introduction and Course Overview. Sanjit A. Seshia EECS, UC Berkeley CS 72: Computability and Complexity Introduction and Course Overview Sanjit A. Seshia EECS, UC Berkeley Acknowledgments: L.von Ahn, L. Blum, M. Blum, R. Jhala A Problem Suppose A {, 2,, 2n} with A = n+

More information

Bridging the Semantic Gap Between Heterogeneous Modeling Formalisms and FMI

Bridging the Semantic Gap Between Heterogeneous Modeling Formalisms and FMI Bridging the Semantic Gap Between Heterogeneous Modeling Formalisms and FMI Stavros Tripakis Aalto University and University of California, Berkeley Abstract FMI (Functional Mockup Interface) is a standard

More information

Fundamental Algorithms for System Modeling, Analysis, and Optimization

Fundamental Algorithms for System Modeling, Analysis, and Optimization Fundamental Algorithms for System Modeling, Analysis, and Optimization Edward A. Lee, Jaijeet Roychowdhury, Sanjit A. Seshia UC Berkeley EECS 244 Fall 2016 Lecturer: Yu-Yun Dai Copyright 2010-date, E.

More information

Embedded systems specification and design

Embedded systems specification and design Embedded systems specification and design David Kendall David Kendall Embedded systems specification and design 1 / 21 Introduction Finite state machines (FSM) FSMs and Labelled Transition Systems FSMs

More information

Bridging the Semantic Gap Between Heterogeneous Modeling Formalisms and FMI

Bridging the Semantic Gap Between Heterogeneous Modeling Formalisms and FMI Bridging the Semantic Gap Between Heterogeneous Modeling Formalisms and FMI Stavros Tripakis David Broman Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report

More information

Fundamental Algorithms for System Modeling, Analysis, and Optimization

Fundamental Algorithms for System Modeling, Analysis, and Optimization Fundamental Algorithms for System Modeling, Analysis, and Optimization Edward A. Lee, Jaijeet Roychowdhury, Sanjit A. Seshia UC Berkeley EECS 144/244 Fall 2010 Copyright 2010, E. A. Lee, J. Roydhowdhury,

More information

Synchronous Sequential Circuit Design. Dr. Ehab A. H. AL-Hialy Page 1

Synchronous Sequential Circuit Design. Dr. Ehab A. H. AL-Hialy Page 1 Synchronous Sequential Circuit Design Dr. Ehab A. H. AL-Hialy Page Motivation Analysis of a few simple circuits Generalizes to Synchronous Sequential Circuits (SSC) Outputs are Function of State (and Inputs)

More information

Generalized FSM model: Moore and Mealy

Generalized FSM model: Moore and Mealy Lecture 18 Logistics HW7 is due on Monday (and topic included in midterm 2) Midterm 2 on Wednesday in lecture slot cover materials up to today s lecture Review session Tuesday 4:15pm in EEB125 Last lecture

More information

Time. Today. l Physical clocks l Logical clocks

Time. Today. l Physical clocks l Logical clocks Time Today l Physical clocks l Logical clocks Events, process states and clocks " A distributed system a collection P of N singlethreaded processes without shared memory Each process p i has a state s

More information

EECS150 - Digital Design Lecture 23 - FSMs & Counters

EECS150 - Digital Design Lecture 23 - FSMs & Counters EECS150 - Digital Design Lecture 23 - FSMs & Counters April 8, 2010 John Wawrzynek Spring 2010 EECS150 - Lec22-counters Page 1 One-hot encoding of states. One FF per state. State Encoding Why one-hot encoding?

More information

Using the Principles of Synchronous Languages in Discrete-event and Continuous-time Models

Using the Principles of Synchronous Languages in Discrete-event and Continuous-time Models Using the Principles of Synchronous Languages in Discrete-event and Continuous-time Models Edward A. Lee Robert S. Pepper Distinguished Professor Chair of EECS UC Berkeley With special thanks to Stephen

More information

SPECIFICATION MODELS. Chapter 3. Overview. Introducing Hierarchy. StateCharts

SPECIFICATION MODELS. Chapter 3. Overview. Introducing Hierarchy. StateCharts hapter SPEIFITION MOELS Overview Stateharts Hierarchy oncurrency Events and ctions Simulation Semantics Non-eterminism and onflicts Petri Nets Notation oncurrency Petri Net Languages ehavioral Properties

More information

Using the Principles of Synchronous Languages in Discrete-event and Continuous-time Models

Using the Principles of Synchronous Languages in Discrete-event and Continuous-time Models Using the Principles of Synchronous Languages in Discrete-event and Continuous-time Models Edward A. Lee Robert S. Pepper Distinguished Professor Chair of EECS UC Berkeley With special thanks to Xioajun

More information

CDS 101: Lecture 2.1 System Modeling

CDS 101: Lecture 2.1 System Modeling CDS 101: Lecture 2.1 System Modeling Richard M. Murray 4 October 2004 Goals: Define what a model is and its use in answering questions about a system Introduce the concepts of state, dynamics, inputs and

More information

Symbolic Reachability Analysis of Lazy Linear Hybrid Automata. Susmit Jha, Bryan Brady and Sanjit A. Seshia

Symbolic Reachability Analysis of Lazy Linear Hybrid Automata. Susmit Jha, Bryan Brady and Sanjit A. Seshia Symbolic Reachability Analysis of Lazy Linear Hybrid Automata Susmit Jha, Bryan Brady and Sanjit A. Seshia Traditional Hybrid Automata Traditional Hybrid Automata do not model delay and finite precision

More information

Synthesis and Inductive Learning Part 3

Synthesis and Inductive Learning Part 3 Synthesis and Inductive Learning Part 3 Sanjit A. Seshia EECS Department UC Berkeley Acknowledgments: Susmit Jha, Alexandre Donze, Edward Lee NSF ExCAPE Summer School June 23-25, 2015 Questions of Interest

More information

Algebraic Trace Theory

Algebraic Trace Theory Algebraic Trace Theory EE249 Roberto Passerone Material from: Jerry R. Burch, Trace Theory for Automatic Verification of Real-Time Concurrent Systems, PhD thesis, CMU, August 1992 October 21, 2002 ee249

More information

EECS Components and Design Techniques for Digital Systems. FSMs 9/11/2007

EECS Components and Design Techniques for Digital Systems. FSMs 9/11/2007 EECS 150 - Components and Design Techniques for Digital Systems FSMs 9/11/2007 Sarah Bird Electrical Engineering and Computer Sciences University of California, Berkeley Slides borrowed from David Culler

More information

6. Finite State Machines

6. Finite State Machines 6. Finite State Machines 6.4x Computation Structures Part Digital Circuits Copyright 25 MIT EECS 6.4 Computation Structures L6: Finite State Machines, Slide # Our New Machine Clock State Registers k Current

More information

ECE 341. Lecture # 3

ECE 341. Lecture # 3 ECE 341 Lecture # 3 Instructor: Zeshan Chishti zeshan@ece.pdx.edu October 7, 2013 Portland State University Lecture Topics Counters Finite State Machines Decoders Multiplexers Reference: Appendix A of

More information

A test sequence selection method for statecharts

A test sequence selection method for statecharts SOFTWARE TESTING, VERIFICATION AND RELIABILITY Softw. Test. Verif. Reliab. 2000; 10: 203 227 A test sequence selection method for statecharts Hyoung Seok Hong 1,*, Young Gon Kim 1, Sung Deok Cha 1,*, Doo

More information

Integrating Induction and Deduction for Verification and Synthesis

Integrating Induction and Deduction for Verification and Synthesis Integrating Induction and Deduction for Verification and Synthesis Sanjit A. Seshia Associate Professor EECS Department UC Berkeley DATE 2013 Tutorial March 18, 2013 Bob s Vision: Exploit Synergies between

More information

EXPERIMENT Traffic Light Controller

EXPERIMENT Traffic Light Controller 11.1 Objectives EXPERIMENT 11 11. Traffic Light Controller Practice on the design of clocked sequential circuits. Applications of sequential circuits. 11.2 Overview In this lab you are going to develop

More information

Some Remarks on Alternating Temporal Epistemic Logic

Some Remarks on Alternating Temporal Epistemic Logic Some Remarks on Alternating Temporal Epistemic Logic Corrected version: July 2003 Wojciech Jamroga Parlevink Group, University of Twente, Netherlands Institute of Mathematics, University of Gdansk, Poland

More information

Algebraic Trace Theory

Algebraic Trace Theory Algebraic Trace Theory EE249 Presented by Roberto Passerone Material from: Jerry R. Burch, Trace Theory for Automatic Verification of Real-Time Concurrent Systems, PhD thesis, CMU, August 1992 October

More information

Concurrent Models of Computation

Concurrent Models of Computation Concurrent Models of Computation Edward A. Lee Robert S. Pepper Distinguished Professor, UC Berkeley EECS 219D Concurrent Models of Computation Fall 2011 Copyright 2009-2011, Edward A. Lee, All rights

More information

Embedded Systems Development

Embedded Systems Development Embedded Systems Development Lecture 2 Finite Automata & SyncCharts Daniel Kästner AbsInt Angewandte Informatik GmbH kaestner@absint.com Some things I forgot to mention 2 Remember the HISPOS registration

More information

CS505: Distributed Systems

CS505: Distributed Systems Department of Computer Science CS505: Distributed Systems Lecture 5: Time in Distributed Systems Overview Time and Synchronization Logical Clocks Vector Clocks Distributed Systems Asynchronous systems:

More information

Models for representing sequential circuits

Models for representing sequential circuits Sequential Circuits Models for representing sequential circuits Finite-state machines (Moore and Mealy) Representation of memory (states) Changes in state (transitions) Design procedure State diagrams

More information

Least Mean Squares Regression

Least Mean Squares Regression Least Mean Squares Regression Machine Learning Spring 2018 The slides are mainly from Vivek Srikumar 1 Lecture Overview Linear classifiers What functions do linear classifiers express? Least Squares Method

More information

Last lecture Counter design Finite state machine started vending machine example. Today Continue on the vending machine example Moore/Mealy machines

Last lecture Counter design Finite state machine started vending machine example. Today Continue on the vending machine example Moore/Mealy machines Lecture 2 Logistics HW6 due Wednesday Lab 7 this week (Tuesday exception) Midterm 2 Friday (covers material up to simple FSM (today)) Review on Thursday Yoky office hour on Friday moved to Thursday 2-:2pm

More information

EECS150 - Digital Design Lecture 15 SIFT2 + FSM. Recap and Outline

EECS150 - Digital Design Lecture 15 SIFT2 + FSM. Recap and Outline EECS150 - Digital Design Lecture 15 SIFT2 + FSM Oct. 15, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John Wawrzynek)

More information

6.111 Lecture # 12. Binary arithmetic: most operations are familiar Each place in a binary number has value 2 n

6.111 Lecture # 12. Binary arithmetic: most operations are familiar Each place in a binary number has value 2 n 6.111 Lecture # 12 Binary arithmetic: most operations are familiar Each place in a binary number has value 2 n Representation of negative numbers: there are a number of ways we might do this: 5 = 00000101

More information

6.01: Introduction to EECS I. Discrete Probability and State Estimation

6.01: Introduction to EECS I. Discrete Probability and State Estimation 6.01: Introduction to EECS I Discrete Probability and State Estimation April 12, 2011 Midterm Examination #2 Time: Location: Tonight, April 12, 7:30 pm to 9:30 pm Walker Memorial (if last name starts with

More information

EE16B, Spring 2018 UC Berkeley EECS. Maharbiz and Roychowdhury. Lecture 4A: Overview Slides. State Space Representations

EE16B, Spring 2018 UC Berkeley EECS. Maharbiz and Roychowdhury. Lecture 4A: Overview Slides. State Space Representations EE16B, Spring 2018 UC Berkeley EECS Maharbiz and Roychowdhury Lecture 4A: Overview Slides State Space Representations Slide 1 Systems Previously: circuits Now: systems circuits + more: a broader concept

More information

Lecture notes on Turing machines

Lecture notes on Turing machines Lecture notes on Turing machines Ivano Ciardelli 1 Introduction Turing machines, introduced by Alan Turing in 1936, are one of the earliest and perhaps the best known model of computation. The importance

More information

CSE140L: Components and Design Techniques for Digital Systems Lab. FSMs. Instructor: Mohsen Imani. Slides from Tajana Simunic Rosing

CSE140L: Components and Design Techniques for Digital Systems Lab. FSMs. Instructor: Mohsen Imani. Slides from Tajana Simunic Rosing CSE140L: Components and Design Techniques for Digital Systems Lab FSMs Instructor: Mohsen Imani Slides from Tajana Simunic Rosing Source: Vahid, Katz 1 FSM design example Moore vs. Mealy Remove one 1 from

More information

Nondeterministic Finite Automata

Nondeterministic Finite Automata Nondeterministic Finite Automata Mahesh Viswanathan Introducing Nondeterminism Consider the machine shown in Figure. Like a DFA it has finitely many states and transitions labeled by symbols from an input

More information

CISC 4090: Theory of Computation Chapter 1 Regular Languages. Section 1.1: Finite Automata. What is a computer? Finite automata

CISC 4090: Theory of Computation Chapter 1 Regular Languages. Section 1.1: Finite Automata. What is a computer? Finite automata CISC 4090: Theory of Computation Chapter Regular Languages Xiaolan Zhang, adapted from slides by Prof. Werschulz Section.: Finite Automata Fordham University Department of Computer and Information Sciences

More information

CSE 311: Foundations of Computing. Lecture 23: Finite State Machine Minimization & NFAs

CSE 311: Foundations of Computing. Lecture 23: Finite State Machine Minimization & NFAs CSE : Foundations of Computing Lecture : Finite State Machine Minimization & NFAs State Minimization Many different FSMs (DFAs) for the same problem Take a given FSM and try to reduce its state set by

More information

Ch 7. Finite State Machines. VII - Finite State Machines Contemporary Logic Design 1

Ch 7. Finite State Machines. VII - Finite State Machines Contemporary Logic Design 1 Ch 7. Finite State Machines VII - Finite State Machines Contemporary Logic esign 1 Finite State Machines Sequential circuits primitive sequential elements combinational logic Models for representing sequential

More information

Information System Design IT60105

Information System Design IT60105 n IT60105 Lecture 13 Statechart Diagrams Lecture #13 What is a Statechart diagram? Basic components in a state-chart diagram and their notations Examples: Process Order in OLP system What is a Statechart

More information

Lecture 6: September 17

Lecture 6: September 17 10-725/36-725: Convex Optimization Fall 2015 Lecturer: Ryan Tibshirani Lecture 6: September 17 Scribes: Scribes: Wenjun Wang, Satwik Kottur, Zhiding Yu Note: LaTeX template courtesy of UC Berkeley EECS

More information

EE 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Fall 2016

EE 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Fall 2016 EE 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Fall 2016 Discrete Event Simulation Stavros Tripakis University of California, Berkeley Stavros Tripakis (UC Berkeley)

More information

Model Checking: An Introduction

Model Checking: An Introduction Model Checking: An Introduction Meeting 3, CSCI 5535, Spring 2013 Announcements Homework 0 ( Preliminaries ) out, due Friday Saturday This Week Dive into research motivating CSCI 5535 Next Week Begin foundations

More information

Recap DFA,NFA, DTM. Slides by Prof. Debasis Mitra, FIT.

Recap DFA,NFA, DTM. Slides by Prof. Debasis Mitra, FIT. Recap DFA,NFA, DTM Slides by Prof. Debasis Mitra, FIT. 1 Formal Language Finite set of alphabets Σ: e.g., {0, 1}, {a, b, c}, { {, } } Language L is a subset of strings on Σ, e.g., {00, 110, 01} a finite

More information

Advanced topic: Space complexity

Advanced topic: Space complexity Advanced topic: Space complexity CSCI 3130 Formal Languages and Automata Theory Siu On CHAN Chinese University of Hong Kong Fall 2016 1/28 Review: time complexity We have looked at how long it takes to

More information

Computers also need devices capable of Storing data and information Performing mathematical operations on such data

Computers also need devices capable of Storing data and information Performing mathematical operations on such data Sequential Machines Introduction Logic devices examined so far Combinational Output function of input only Output valid as long as input true Change input change output Computers also need devices capable

More information

EE16B, Spring 2018 UC Berkeley EECS. Maharbiz and Roychowdhury. Lectures 4B & 5A: Overview Slides. Linearization and Stability

EE16B, Spring 2018 UC Berkeley EECS. Maharbiz and Roychowdhury. Lectures 4B & 5A: Overview Slides. Linearization and Stability EE16B, Spring 2018 UC Berkeley EECS Maharbiz and Roychowdhury Lectures 4B & 5A: Overview Slides Linearization and Stability Slide 1 Linearization Approximate a nonlinear system by a linear one (unless

More information

MODULAR SUPERVISORY CONTROL OF ASYNCHRONOUS AND HIERARCHICAL FINITE STATE MACHINES

MODULAR SUPERVISORY CONTROL OF ASYNCHRONOUS AND HIERARCHICAL FINITE STATE MACHINES MODULAR SUPERVISORY CONTROL OF ASYNCHRONOUS AND HIERARCHICAL FINITE STATE MACHINES B. Gaudin, H. Marchand VerTeCs Team, Irisa, Campus Universitaire de Beaulieu, 35042 Rennes, France E-mail: {bgaudin,hmarchan}@irisa.fr,

More information

Project # Embedded System Engineering

Project # Embedded System Engineering Project #8 18-649 Embedded System Engineering Note: Course slides shamelessly stolen from lecture All course notes Copyright 2006-2013, Philip Koopman, All Rights Reserved Announcements and Administrative

More information

Turing Machines Part II

Turing Machines Part II Turing Machines Part II Problem Set Set Five Five due due in in the the box box up up front front using using a late late day. day. Hello Hello Condensed Slide Slide Readers! Readers! This This lecture

More information

Time. To do. q Physical clocks q Logical clocks

Time. To do. q Physical clocks q Logical clocks Time To do q Physical clocks q Logical clocks Events, process states and clocks A distributed system A collection P of N single-threaded processes (p i, i = 1,, N) without shared memory The processes in

More information

An Active Learning Approach For Inferring Discrete Event Automata

An Active Learning Approach For Inferring Discrete Event Automata An Active Learning Approach For Inferring Discrete Event Automata Mohammad Mahdi Karimi PhD. Candidate, ECE Supervisor: Dr Ali Karimoddini Summer 2015 1 Content 1. Discrete Event Systems Definitions Applications

More information

Lecture 5: September 12

Lecture 5: September 12 10-725/36-725: Convex Optimization Fall 2015 Lecture 5: September 12 Lecturer: Lecturer: Ryan Tibshirani Scribes: Scribes: Barun Patra and Tyler Vuong Note: LaTeX template courtesy of UC Berkeley EECS

More information

COE 202: Digital Logic Design Sequential Circuits Part 3. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

COE 202: Digital Logic Design Sequential Circuits Part 3. Dr. Ahmad Almulhem   ahmadsm AT kfupm Phone: Office: COE 202: Digital Logic Design Sequential Circuits Part 3 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Objectives Important Design Concepts State Reduction and Assignment Design

More information

Correspondence between Kripke Structures and Labeled Transition Systems for Model Minimization

Correspondence between Kripke Structures and Labeled Transition Systems for Model Minimization Correspondence between Kripke Structures and Labeled Transition Systems for Model Minimization Rob Schoren Abstract This document is mainly an extension of the work of Michel Reniers and Tim Willemse,

More information

Automata Theory. Lecture on Discussion Course of CS120. Runzhe SJTU ACM CLASS

Automata Theory. Lecture on Discussion Course of CS120. Runzhe SJTU ACM CLASS Automata Theory Lecture on Discussion Course of CS2 This Lecture is about Mathematical Models of Computation. Why Should I Care? - Ways of thinking. - Theory can drive practice. - Don t be an Instrumentalist.

More information

Finite State Machines 2

Finite State Machines 2 Finite State Machines 2 Joseph Spring School of Computer Science 1COM0044 Foundations of Computation 1 Discussion Points In the last lecture we looked at: 1. Abstract Machines 2. Finite State Machines

More information

Lecture 13: Introduction to Neural Networks

Lecture 13: Introduction to Neural Networks Lecture 13: Introduction to Neural Networks Instructor: Aditya Bhaskara Scribe: Dietrich Geisler CS 5966/6966: Theory of Machine Learning March 8 th, 2017 Abstract This is a short, two-line summary of

More information

Cell-based Model For GIS Generalization

Cell-based Model For GIS Generalization Cell-based Model For GIS Generalization Bo Li, Graeme G. Wilkinson & Souheil Khaddaj School of Computing & Information Systems Kingston University Penrhyn Road, Kingston upon Thames Surrey, KT1 2EE UK

More information

Chapter 7 Control. Part Classical Control. Mobile Robotics - Prof Alonzo Kelly, CMU RI

Chapter 7 Control. Part Classical Control. Mobile Robotics - Prof Alonzo Kelly, CMU RI Chapter 7 Control 7.1 Classical Control Part 1 1 7.1 Classical Control Outline 7.1.1 Introduction 7.1.2 Virtual Spring Damper 7.1.3 Feedback Control 7.1.4 Model Referenced and Feedforward Control Summary

More information

EE226a - Summary of Lecture 13 and 14 Kalman Filter: Convergence

EE226a - Summary of Lecture 13 and 14 Kalman Filter: Convergence 1 EE226a - Summary of Lecture 13 and 14 Kalman Filter: Convergence Jean Walrand I. SUMMARY Here are the key ideas and results of this important topic. Section II reviews Kalman Filter. A system is observable

More information

ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter

More information

Distributed Computing. Synchronization. Dr. Yingwu Zhu

Distributed Computing. Synchronization. Dr. Yingwu Zhu Distributed Computing Synchronization Dr. Yingwu Zhu Topics to Discuss Physical Clocks Logical Clocks: Lamport Clocks Classic paper: Time, Clocks, and the Ordering of Events in a Distributed System Lamport

More information

Sequential Logic. Handouts: Lecture Slides Spring /27/01. L06 Sequential Logic 1

Sequential Logic. Handouts: Lecture Slides Spring /27/01. L06 Sequential Logic 1 Sequential Logic Handouts: Lecture Slides 6.4 - Spring 2 2/27/ L6 Sequential Logic Roadmap so far Fets & voltages Logic gates Combinational logic circuits Sequential Logic Voltage-based encoding V OL,

More information

EECS150 - Digital Design Lecture 11 - Shifters & Counters. Register Summary

EECS150 - Digital Design Lecture 11 - Shifters & Counters. Register Summary EECS50 - Digital Design Lecture - Shifters & Counters February 24, 2003 John Wawrzynek Spring 2005 EECS50 - Lec-counters Page Register Summary All registers (this semester) based on Flip-flops: q 3 q 2

More information

Integrating Induction, Deduction and Structure for Synthesis

Integrating Induction, Deduction and Structure for Synthesis Integrating Induction, Deduction and Structure for Synthesis Sanjit A. Seshia Associate Professor EECS Department UC Berkeley Students & Postdocs: S. Jha, W.Li, A. Donze, L. Dworkin, B. Brady, D. Holcomb,

More information

Synchronous Reactive Systems

Synchronous Reactive Systems Synchronous Reactive Systems Stephen Edwards sedwards@synopsys.com Synopsys, Inc. Outline Synchronous Reactive Systems Heterogeneity and Ptolemy Semantics of the SR Domain Scheduling the SR Domain 2 Reactive

More information

Teaching vs. Learning, and Course Wrap-Up

Teaching vs. Learning, and Course Wrap-Up Teaching vs. Learning, and Course Wrap-Up Sanjit A. Seshia EECS 219C EECS Department UC Berkeley Teaching vs. Learning Learning: Examples Concept Teaching: Concept Examples Given a concept, give a good

More information

Lecture 4: January 26

Lecture 4: January 26 10-725/36-725: Conve Optimization Spring 2015 Lecturer: Javier Pena Lecture 4: January 26 Scribes: Vipul Singh, Shinjini Kundu, Chia-Yin Tsai Note: LaTeX template courtesy of UC Berkeley EECS dept. Disclaimer:

More information

Finite-State Machines (Automata) lecture 12

Finite-State Machines (Automata) lecture 12 Finite-State Machines (Automata) lecture 12 cl a simple form of computation used widely one way to find patterns 1 A current D B A B C D B C D A C next 2 Application Fields Industry real-time control,

More information

Chapter 3. Digital Design and Computer Architecture, 2 nd Edition. David Money Harris and Sarah L. Harris. Chapter 3 <1>

Chapter 3. Digital Design and Computer Architecture, 2 nd Edition. David Money Harris and Sarah L. Harris. Chapter 3 <1> Chapter 3 Digital Design and Computer Architecture, 2 nd Edition David Money Harris and Sarah L. Harris Chapter 3 Chapter 3 :: Topics Introduction Latches and Flip-Flops Synchronous Logic Design Finite

More information

ESE 531: Digital Signal Processing

ESE 531: Digital Signal Processing ESE 531: Digital Signal Processing Lec 22: April 10, 2018 Adaptive Filters Penn ESE 531 Spring 2018 Khanna Lecture Outline! Circular convolution as linear convolution with aliasing! Adaptive Filters Penn

More information

Least Mean Squares Regression. Machine Learning Fall 2018

Least Mean Squares Regression. Machine Learning Fall 2018 Least Mean Squares Regression Machine Learning Fall 2018 1 Where are we? Least Squares Method for regression Examples The LMS objective Gradient descent Incremental/stochastic gradient descent Exercises

More information

Abstractions and Decision Procedures for Effective Software Model Checking

Abstractions and Decision Procedures for Effective Software Model Checking Abstractions and Decision Procedures for Effective Software Model Checking Prof. Natasha Sharygina The University of Lugano, Carnegie Mellon University Microsoft Summer School, Moscow, July 2011 Lecture

More information

CS 5522: Artificial Intelligence II

CS 5522: Artificial Intelligence II CS 5522: Artificial Intelligence II Hidden Markov Models Instructor: Alan Ritter Ohio State University [These slides were adapted from CS188 Intro to AI at UC Berkeley. All materials available at http://ai.berkeley.edu.]

More information

Non-deterministic Finite Automata (NFAs)

Non-deterministic Finite Automata (NFAs) Algorithms & Models of Computation CS/ECE 374, Fall 27 Non-deterministic Finite Automata (NFAs) Part I NFA Introduction Lecture 4 Thursday, September 7, 27 Sariel Har-Peled (UIUC) CS374 Fall 27 / 39 Sariel

More information

Basic concepts in DT systems. Alexandra Branzan Albu ELEC 310-Spring 2009-Lecture 4 1

Basic concepts in DT systems. Alexandra Branzan Albu ELEC 310-Spring 2009-Lecture 4 1 Basic concepts in DT systems Alexandra Branzan Albu ELEC 310-Spring 2009-Lecture 4 1 Readings and homework For DT systems: Textbook: sections 1.5, 1.6 Suggested homework: pp. 57-58: 1.15 1.16 1.18 1.19

More information

CSE 105 THEORY OF COMPUTATION

CSE 105 THEORY OF COMPUTATION CSE 105 THEORY OF COMPUTATION Spring 2018 http://cseweb.ucsd.edu/classes/sp18/cse105-ab/ Today's learning goals Sipser Section 1.1 Prove closure properties of the class of regular languages Apply closure

More information