Incremental Latin Hypercube Sampling
|
|
- Edgar Sullivan
- 5 years ago
- Views:
Transcription
1 Incremental Latin Hypercube Sampling for Lifetime Stochastic Behavioral Modeling of Analog Circuits Yen-Lung Chen +, Wei Wu *, Chien-Nan Jimmy Liu + and Lei He * EE Dept., National Central University, Taiwan + EE Dept., University of California, Los Angeles, CA, USA * : Speaker
2 2 Outline Background of Lifetime Yield Analysis Proposed Incremental Latin Hypercube Sampling Experimental Results Conclusions
3 Yield (%) Process Variations & Yield Loss In deep-submicron, statistical devices induce statistical performances Parametric variability induces serious yield loss issues Parametric variability will dominate yield loss Yield affects the total cost of the products Random defect dominates yield Design feature dominates yield [1] C. Guardiani et. al, An effective DFM strategy requires accurate process and IP pre-characterization, DAC
4 ΔV th (V) Aging Effects & Parameter Degradation Aging effects change circuit behavior with time Negative-bias temperature instability (NBTI), hot-carrier injection (HCI)... Performance degrades when exposed in the ambient air or under continuous bias-stress V t is changed a lot over time Impact the circuit performances Reduce yield and reliability significantly New technology (ex: flexible TFT) has serious challenge from aging effects V t is changed a lot in seconds [2] R. Shringarpure, et al., Localization of Gate Bias Induced Threshold Voltage Degradation in a-si:h TFTs, IEEE EDL, vol. 29, no. 1, pp , Jan Stress time (s) 4
5 PDF Lifetime Yield Lifetime Yield = Process Variations + Aging effects Evaluate the reliability after a period of time Lifetime yield analysis often requires iterative circuit performance simulation Evaluating the performance at EACH time step high cost!! Performance degradation time=n+1 time=n Spec Fail Performance 5
6 Monte Carlo Simulation Still the golden reference for yield analysis Simulate a lot of random samples Analyze the performance distribution under process variations High analysis cost Infeasible to do the MC analysis at each time step L W μ M time steps X N samples Monte Carlo Simulation V t 6
7 PDF Possible Ways to Reduce Complexity Simplified simulation model Use behavioral model or equation-based model to predict the circuit performance Simulation time is reduced, but estimation accuracy is also reduced Compact sample generation Use special sampling techniques (ex: QMC or LHS) to generate the samples for MC simulation Due to the fast convergence property, the required number of samples can be reduced Performance distribution estimation X Also called stochastic modeling technique Use the results of a few samples to estimate the whole probability distribution X X X X X Performance 7
8 Quadratic Model for Lifetime Yield Use equation-based model to predict the performance distribution after a given period of time Pretty fast estimation without iterations Non-linear aging effects are hard to be predicted large error exists y t = y t 0 + dy(t) dt t0 t t 0 + d2 y(t) dt 2 t0 (t t 0 ) 2 Sensitivity Distance [3] X. Pan, et al., Reliability Analysis of Analog Circuits Using Quadratic Lifetime Worst-Case Distance Prediction, in Proceedings CICC, pp. 1 4, Sep
9 9 Compact Samples: QMC & LHS Quasi Monte Carlo (QMC) method generates low-discrepancy sequences based on specific pseudorandom numbers Latin Hypercube Sampling (LHS) is a variant of QMC method Each group in the sampling space contains only one single sample Guarantee all the samples with low dependence Control the sample distribution for fast convergence Less samples are required to reach the same accuracy speedup!! Random Quasi-random Latin Hypercube
10 PDF Stochastic Behavioral Modeling Moment matching-based method A fast way to estimate the probability distribution with less samples Calculate the probabilistic moments as m p k = 1 N Solve the resulting nonlinear equation system to obtain residues a i and poles b i of h(t), which is the pdf(x) Golden at t n h n (ξ) x i k Probabilistic moments of N samples m p k = Time moments of LTI system h(t) m t k = 1 k k! 1 1 b 1 b b 1 x k pdf x dx a 1 a 2... match x k h x dx = m 1 m 2... g t (ξ, a) pdf(x) = Performance [4] F. Gong et al., Stochastic Behavioral Modeling and Analysis for Analog/Mixed-Signal Circuits, TCAD, Jan r a i e b i y p
11 Incremental Sampling for Aging Analysis Circuit behavioral is not changed dramatically at each time step during aging analysis Reuse most of samples and incrementally update a small portion of samples Reduce #simulations for aging analysis significantly How to keep the randomness property of samples? follow the LHS property to ensure fast convergence Each row and each column has only one sample!! Stochastic modeling is adopted to further reduce the samples for estimating the performance distribution Incremental moment matching is proposed in this work 11
12 12 Outline Background of Lifetime Yield Analysis Proposed Incremental Latin Hypercube Sampling Experimental Results Conclusions
13 Flowchart of Incremental LHS Input Initial samples circuit database Netlist& model card Initial samples Output Aging PDF Calculate aging parameters Classify samples Aging database Aging Model Exponential Equation [5] Increase/reduce samples Moment matching New parameter distribution Performance simulation PDF [5] S.-E. Liu, et al., Estimate threshold voltage shift in a-si:h TFTs under increasing bias stress, IEEE TED, vol. 56, no. 1, pp , Dec
14 Sample Classification The purpose of sample analysis: Reuse the majority of samples Remove some redundant samples Add few new samples PDF h 0 (V th ) Reduced samples h 100 (V th ) Increased samples Reused samples 14
15 Proposed Incremental LHS Method The performance of each sample may be changed after aging Modify performance by estimation to consider aging Add/remove samples to keep the LHS property Check each row and each column for required/redundant samples Most of the samples are reused!! x2 x2 Added sample After aging removed sample x1 x1 15
16 Incremental Moment Matching Not all the calculations need to be redo 1) Re-Calculate the probabilistic moments as k m p_old k m p_new = 1 N old x i k = 1 N ( old x i k reduced x i k + increased x i k ) Only need to consider the incremental samples rather than all the samples 2) Re-Match to time moments m t k 3) Re-Solve the nonlinear system and obtain the new pdf(x) Probabilistic moments of N samples m p k = Time moments of LTI system h(t) m t k = 1 k k! 1 1 b 1 b b 1 x k pdf x dx a 1 a 2... match x k h x dx = m 1 m 2... pdf(x) = r a i e b i y p [4] F. Gong et al., Stochastic Behavioral Modeling and Analysis for Analog/Mixed-Signal Circuits, TCAD, Jan
17 17 Outline Background of Lifetime Yield Analysis Proposed Incremental Latin Hypercube Sampling Experimental Results Conclusions
18 Experimental Environment Perform on PC with Intel 2-core 2.50GHz CPU and 2GB memory OPA circuit Demonstrated with flexible TFT to observe clear aging effects ITRI a-si 8μm technology OPA circuit with flexible TFTs [6] 4-bit digital-to-analog convertor (DAC) [6] Methods for comparison MC simulation Quadratic model [3] Proposed incremental LHS method [3] X. Pan, et al., Reliability Analysis of Analog Circuits Using Quadratic Lifetime Worst-Case Distance Prediction, in Proceedings CICC, pp. 1 4, Sep [6] Y. Tarn, et al., An amorphous-silicon operation amplifier and its application to a 4-bit digital-to-analog converter, in IEEE JSSC, pp , May DAC circuit 18
19 19 Result Comparison of OPA Circuit ilhs achieves 243x average speedup from t=0s to t=10000s The accuracy of quadratic model is decreasing over time The prediction error of the non-linear aging rate Time (s) MC (6k) MC (3k) Quad. Proposed 0 Accuracy 100% 98% 99% 99% # samples Accuracy 100% 97% 92% 99% # samples Accuracy 100% 97% 85% 99% # samples Accuracy 100% 97% 74% 99% # samples Accuracy 100% 97% 83% 99% Overall # samples Speedup 1x 2x 150x 85x
20 Performance Distribution of OPA Circuit Proposed method achieves 99% accuracy with all time step configurations Because of the property of LHS can be kept at all time Proposed method MC (6k samples) 20
21 21 Result Comparison of DAC Circuit ilhs achieves 242x average speedup from t=0s to t=10000s The accuracy of quadratic model is still low The prediction error of the non-linear aging rate Time (s) MC (6k) MC (3k) Quad. Proposed 0 Accuracy 100% 98% 98% 99% # samples Accuracy 100% 97% 89% 98% # samples Accuracy 100% 96% 82% 98% # samples Accuracy 100% 96% 73% 99% # samples Accuracy 100% 97% 82% 98% Overall # samples Speedup 1x 2x 150x 78x
22 Reduction on Simulation Samples Only hundreds of samples are required to re-simulate in proposed incremental LHS method 85x speed up 22
23 Conclusions Incremental LHS method is proposed for aging analysis Aging effects change the circuit behavior gradually Only a small portion of samples are incrementally updated at each time step in aging analysis Reuse previous samples to greatly reduce the simulation efforts Stochastic modeling is adopted to further reduce #samples Incremental moment matching is also proposed in this work Experimental results achieve 85x speedup over traditional reliability analysis method with similar accuracy Demonstrated on OPA and DAC circuits 23
24 24 Thanks for your listening!!!
Incremental Latin Hypercube Sampling for Lifetime Stochastic Behavioral Modeling of Analog Circuits
Incremental Latin Hypercube Sampling for Lifetime Stochastic Behavioral Modeling of Analog Circuits Yen-Lung Chen, Wei Wu, Chien-Nan Jimmy Liu and Lei He Electrical Engineering Dept., National Central
More informationStatistical Analysis of Random Telegraph Noise in Digital Circuits
Nano-scale Integrated Circuit and System (NICS) Laboratory Statistical Analysis of Random Telegraph Noise in Digital Circuits Xiaoming Chen 1, Yu Wang 1, Yu Cao 2, Huazhong Yang 1 1 EE, Tsinghua University,
More informationHyperspherical Clustering and Sampling for Rare Event Analysis with Multiple Failure Region Coverage
Hyperspherical Clustering and Sampling for Rare Event Analysis with Multiple Failure Region Coverage Wei Wu 1, Srinivas Bodapati 2, Lei He 1,3 1 Electrical Engineering Department, UCLA 2 Intel Corporation
More informationIntroduction to Reliability Simulation with EKV Device Model
Introduction to Reliability Simulation with Device Model Benoît Mongellaz Laboratoire IXL ENSEIRB - Université Bordeaux 1 - UMR CNRS 5818 Workshop november 4-5th, Lausanne 1 Motivation & Goal Introduced
More informationA Computational Model of NBTI and Hot Carrier Injection Time-Exponents for MOSFET Reliability
Journal of Computational Electronics 3: 165 169, 2004 c 2005 Springer Science + Business Media, Inc. Manufactured in The Netherlands. A Computational Model of NBTI and Hot Carrier Injection Time-Exponents
More informationA Robustness Optimization of SRAM Dynamic Stability by Sensitivity-based Reachability Analysis
ASP-DAC 2014 A Robustness Optimization of SRAM Dynamic Stability by Sensitivity-based Reachability Analysis Yang Song, Sai Manoj P. D. and Hao Yu School of Electrical and Electronic Engineering, Nanyang
More informationUTPlaceF 3.0: A Parallelization Framework for Modern FPGA Global Placement
UTPlaceF 3.0: A Parallelization Framework for Modern FPGA Global Placement Wuxi Li, Meng Li, Jiajun Wang, and David Z. Pan University of Texas at Austin wuxili@utexas.edu November 14, 2017 UT DA Wuxi Li
More informationAccurate Multi-segment Probability Density Estimation Through Moment Matching
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS 1 Accurate Multi-segment Probability Density Estimation Through Moment Matching Rahul Krishnan, Wei Wu, Student Member, IEEE,
More informationAn Algorithmic Framework of Large-Scale Circuit Simulation Using Exponential Integrators
An Algorithmic Framework of Large-Scale Circuit Simulation Using Exponential Integrators Hao Zhuang 1, Wenjian Yu 2, Ilgweon Kang 1, Xinan Wang 1, and Chung-Kuan Cheng 1 1. University of California, San
More informationUCLA UCLA Electronic Theses and Dissertations
UCLA UCLA Electronic Theses and Dissertations Title A Moment Matching Based Fitting Algorithm for High Sigma Distribution Modeling Permalink https://escholarship.org/uc/item/8df9v2cz Author Krishnan, Rahul
More informationDesign for Manufacturability and Power Estimation. Physical issues verification (DSM)
Design for Manufacturability and Power Estimation Lecture 25 Alessandra Nardi Thanks to Prof. Jan Rabaey and Prof. K. Keutzer Physical issues verification (DSM) Interconnects Signal Integrity P/G integrity
More informationStatistical Analysis of BTI in the Presence of Processinduced Voltage and Temperature Variations
Statistical Analysis of BTI in the Presence of Processinduced Voltage and Temperature Variations Farshad Firouzi, Saman Kiamehr, Mehdi. B. Tahoori INSTITUTE OF COMPUTER ENGINEERING (ITEC) CHAIR FOR DEPENDABLE
More informationElectro-Thermal Transport in Silicon and Carbon Nanotube Devices E. Pop, D. Mann, J. Rowlette, K. Goodson and H. Dai
Electro-Thermal Transport in Silicon and Carbon Nanotube Devices E. Pop, D. Mann, J. Rowlette, K. Goodson and H. Dai E. Pop, 1,2 D. Mann, 1 J. Rowlette, 2 K. Goodson 2 and H. Dai 1 Dept. of 1 Chemistry
More informationUNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering. Fault Tolerant Computing ECE 655
UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering Fault Tolerant Computing ECE 655 Part 1 Introduction C. M. Krishna Fall 2006 ECE655/Krishna Part.1.1 Prerequisites Basic courses in
More information21. LECTURE 21: INTRODUCTION TO DIELECTRIC BREAKDOWN
98 21. LECTURE 21: INTRODUCTION TO DIELECTRIC BREAKDOWN 21.1 Review/Background This class is an introduction to Time Dependent Dielectric Breakdown (TDDB). In the following 9 chapters, we will discuss
More informationChapter 2 Process Variability. Overview. 2.1 Sources and Types of Variations
Chapter 2 Process Variability Overview Parameter variability has always been an issue in integrated circuits. However, comparing with the size of devices, it is relatively increasing with technology evolution,
More informationOFF-state TDDB in High-Voltage GaN MIS-HEMTs
OFF-state TDDB in High-Voltage GaN MIS-HEMTs Shireen Warnock and Jesús A. del Alamo Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Purpose Further understanding
More informationImpact of parametric mismatch and fluctuations on performance and yield of deep-submicron CMOS technologies. Philips Research, The Netherlands
Impact of parametric mismatch and fluctuations on performance and yield of deep-submicron CMOS technologies Hans Tuinhout, The Netherlands motivation: from deep submicron digital ULSI parametric spread
More informationFast Buffer Insertion Considering Process Variation
Fast Buffer Insertion Considering Process Variation Jinjun Xiong, Lei He EE Department University of California, Los Angeles Sponsors: NSF, UC MICRO, Actel, Mindspeed Agenda Introduction and motivation
More informationThe Fast Optimal Voltage Partitioning Algorithm For Peak Power Density Minimization
The Fast Optimal Voltage Partitioning Algorithm For Peak Power Density Minimization Jia Wang, Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University Houghton, Michigan
More informationDictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults
Dictionary-Less Defect Diagnosis as Surrogate Single Stuck-At Faults Chidambaram Alagappan and Vishwani D. Agrawal Department of Electrical and Computer Engineering Auburn University, Auburn, AL 36849,
More informationAS IC TECHNOLOGIES are scaled to the deep submicrometer
16 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 1, JANUARY 2007 Asymptotic Probability Extraction for Nonnormal Performance Distributions Xin Li, Member,
More informationEECS150 - Digital Design Lecture 26 Faults and Error Correction. Recap
EECS150 - Digital Design Lecture 26 Faults and Error Correction Nov. 26, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof.
More informationAdding a New Dimension to Physical Design. Sachin Sapatnekar University of Minnesota
Adding a New Dimension to Physical Design Sachin Sapatnekar University of Minnesota 1 Outline What is 3D about? Why 3D? 3D-specific challenges 3D analysis and optimization 2 Planning a city: Land usage
More informationLecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure
Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure Outline 1. Introduction to MOS structure 2. Electrostatics of MOS in thermal equilibrium 3. Electrostatics of MOS with
More informationMODEL MECHANISM OF CMOS DEVICE FOR RELIBILITY ENHANCEMENT
MODEL MECHANISM OF CMOS DEVICE FOR RELIBILITY ENHANCEMENT Sandeep Lalawat and Prof.Y.S.Thakur lalawat_er2007@yahoo.co.in,ystgecu@yahoo.co.in Abstract This paper present specific device level life time
More informationDegradation Mechanisms of Amorphous InGaZnO Thin-Film Transistors Used in Foldable Displays by Dynamic Mechanical Stress
170 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 64, NO. 1, JANUARY 2017 Degradation Mechanisms of Amorphous InGaZnO Thin-Film Transistors Used in Foldable Displays by Dynamic Mechanical Stress Sang Myung
More informationM R S Internet Journal of Nitride Semiconductor Research
Page 1 of 6 M R S Internet Journal of Nitride Semiconductor Research Volume 9, Article 7 The Ambient Temperature Effect on Current-Voltage Characteristics of Surface-Passivated GaN-Based Field-Effect Transistors
More informationEECS150 - Digital Design Lecture 26 - Faults and Error Correction. Types of Faults in Digital Designs
EECS150 - Digital Design Lecture 26 - Faults and Error Correction April 25, 2013 John Wawrzynek 1 Types of Faults in Digital Designs Design Bugs (function, timing, power draw) detected and corrected at
More informationA Novel Cell Placement Algorithm for Flexible TFT Circuit with Mechanical Strain and Temperature Consideration
A Novel Cell Placement Algorithm for Flexible TFT Circuit with Mechanical Strain and Temperature Consideration Jiun-Li Lin, Po-Hsun Wu, and Tsung-Yi Ho Department of Computer Science and Information Engineering,
More informationReduction of Self-heating effect in LDMOS devices
Reduction of Self-heating effect in LDMOS devices T.K.Maiti * and C. K. Maiti ** Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur-721302, India
More informationEfficient Monte Carlo based Incremental Statistical Timing Analysis
39.1 Efficient Monte Carlo based Incremental Statistical Timing Analysis Abstract Modeling and accuracy difficulties exist with traditional SSTA analysis and optimization methods. In this paper we describe
More informationA single loop reliability-based design optimization using EPM and MPP-based PSO
826 A single loop reliability-based design optimization using EPM and MPP-based PSO Abstract A reliability-based design optimization (RBDO) incorporates a probabilistic analysis with an optimization technique
More informationSemiconductor Memories
Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian
More informationLecture 16: Circuit Pitfalls
Lecture 16: Circuit Pitfalls Outline Variation Noise Budgets Reliability Circuit Pitfalls 2 Variation Process Threshold Channel length Interconnect dimensions Environment Voltage Temperature Aging / Wearout
More informationEfficient Monte Carlo based Incremental Statistical Timing Analysis
Efficient Monte Carlo based Incremental Statistical Timing Analysis Vineeth Veetil, Dennis Sylvester, David Blaauw EECS Department, University of Michigan, Ann Arbor, MI - 48109 tvvin,dennis,blaauw@eecs.umich.edu
More informationComputers and Mathematics with Applications
Computers and Mathematics with Applications 61 (2011) 1261 1265 Contents lists available at ScienceDirect Computers and Mathematics with Applications journal homepage: wwwelseviercom/locate/camwa Cryptanalysis
More informationEECS240 Spring Lecture 21: Matching. Elad Alon Dept. of EECS. V i+ V i-
EECS40 Spring 010 Lecture 1: Matching Elad Alon Dept. of EECS Offset V i+ V i- To achieve zero offset, comparator devices must be perfectly matched to each other How well-matched can the devices be made?
More informationDigital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories
Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification
More informationECE 340 Lecture 39 : MOS Capacitor II
ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis Things you should know when you leave Key Questions What are the effects
More informationSimulation Methods for Stochastic Storage Problems: A Statistical Learning Perspective
Simulation Methods for Stochastic Storage Problems: A Statistical Learning Perspective Aditya Maheshwari Joint work with: Dr. Michael Ludkovski Department of Statistics and Applied Probability University
More informationEfficient Selection and Analysis of Critical-Reliability Paths and Gates
Efficient Selection and Analysis of Critical-Reliability Paths and Gates Jifeng Chen, Shuo Wang, and Mohammad Tehranipoor University of Connecticut, Storrs, CT 0669, USA {jic0900,shuo.wang,tehrani}@engr.uconn.edu
More informationAdvanced Testing. EE5375 ADD II Prof. MacDonald
Advanced Testing EE5375 ADD II Prof. MacDonald Functional Testing l Original testing method l Run chip from reset l Tester emulates the outside world l Chip runs functionally with internally generated
More informationChapter 5 MOSFET Theory for Submicron Technology
Chapter 5 MOSFET Theory for Submicron Technology Short channel effects Other small geometry effects Parasitic components Velocity saturation/overshoot Hot carrier effects ** Majority of these notes are
More informationAn Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor. ΔΣ Modulator. Electronic Design Automation Laboratory
Electronic Design Automation Laboratory National Central University Department of Electrical Engineering, Taiwan ( R.O.C) An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor
More informationLecture 11: MOSFET Modeling
Digital Integrated Circuits (83-313) Lecture 11: MOSFET ing Semester B, 2016-17 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 18 June 2017 Disclaimer: This course was prepared, in its entirety,
More informationReliability of MOS Devices and Circuits
Reliability of MOS Devices and Circuits Gilson Wirth UFRGS - Porto Alegre, Brazil MOS-AK Workshop Berkeley, CA, December 2014 Variability in Nano-Scale Technologies Electrical Behavior / Parameter Variation
More informationEffects of Scaling on Modeling of Analog RF MOS Devices
Effects of Scaling on Modeling of Analog RF MOS Devices Y. Liu, S. Cao, T.-Y. Oh 1, B. Wu, O. Tornblad 2, R. Dutton Center for Integrated Systems, Stanford University 1 LG Electronics 2 Infineon Technologies
More informationDept. Information Systems Engineering, Osaka Univ., Japan
Statistical Timing Analysis Considering Spatially and Temporally Correlated Dynamic Power Supply Noise Takashi Enami Shinyu Ninomiya Masanori Hashimoto Dept. Information Systems Engineering, Osaka Univ.,
More informationVariation-Resistant Dynamic Power Optimization for VLSI Circuits
Process-Variation Variation-Resistant Dynamic Power Optimization for VLSI Circuits Fei Hu Department of ECE Auburn University, AL 36849 Ph.D. Dissertation Committee: Dr. Vishwani D. Agrawal Dr. Foster
More informationError-Correcting Schemes with Dynamic Thresholds in Nonvolatile Memories
2 IEEE International Symposium on Information Theory Proceedings Error-Correcting Schemes with Dynamic Thresholds in Nonvolatile Memories Hongchao Zhou Electrical Engineering Department California Institute
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationDepartment of Electronic Engineering, Chienkuo Technology University, No. 1, Chieh Shou N. Rd., Changhua City, 500 Taiwan, R.O.C.
Typeset using jjap.cls Compact Hot-Electron Induced Oxide Trapping Charge and Post- Stress Drain Current Modeling for Buried-Channel p-type Metal- Oxide-Semiconductor-Field-Effect-Transistors
More informationMoore s Law Technology Scaling and CMOS
Design Challenges in Digital High Performance Circuits Outline Manoj achdev Dept. of Electrical and Computer Engineering University of Waterloo Waterloo, Ontario, Canada Power truggle ummary Moore s Law
More informationTest Generation for Designs with Multiple Clocks
39.1 Test Generation for Designs with Multiple Clocks Xijiang Lin and Rob Thompson Mentor Graphics Corp. 8005 SW Boeckman Rd. Wilsonville, OR 97070 Abstract To improve the system performance, designs with
More informationModeling and Analyzing NBTI in the Presence of Process Variation
Modeling and Analyzing NBTI in the Presence of Process Variation Taniya Siddiqua, Sudhanva Gurumurthi, Mircea R. Stan Dept. of Computer Science, Dept. of Electrical and Computer Engg., University of Virginia
More informationEfficient Optimization of In-Package Decoupling Capacitors for I/O Power Integrity
1 Efficient Optimization of In-Package Decoupling Capacitors for I/O Power Integrity Jun Chen and Lei He Electrical Engineering Department, University of California, Los Angeles Abstract With high integration
More informationAn Arbitrary Stressed NBTI Compact Model for Analog/Mixed-Signal Reliability Simulations
An Arbitrary Stressed NBTI Compact Model for Analog/Mixed-Signal Reliability Simulations Jinbo Wan and Hans G. Kerkhoff Testable Design and Testing of Integrated Systems Group, CTIT, University of Twente
More informationHOT-CARRIER RELIABILITY SIMULATION IN AGGRESSIVELY SCALED MOS TRANSISTORS. Manish P. Pagey. Dissertation. Submitted to the Faculty of the
HOT-CARRIER RELIABILITY SIMULATION IN AGGRESSIVELY SCALED MOS TRANSISTORS By Manish P. Pagey Dissertation Submitted to the Faculty of the Graduate School of Vanderbilt University in partial fulfillment
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationSIMULATION-BASED APPROXIMATE GLOBAL FAULT COLLAPSING
SIMULATION-BASED APPROXIMATE GLOBAL FAULT COLLAPSING Hussain Al-Asaad and Raymond Lee Computer Engineering Research Laboratory Department of Electrical & Computer Engineering University of California One
More informationDKDT: A Performance Aware Dual Dielectric Assignment for Tunneling Current Reduction
DKDT: A Performance Aware Dual Dielectric Assignment for Tunneling Current Reduction Saraju P. Mohanty Dept of Computer Science and Engineering University of North Texas smohanty@cs.unt.edu http://www.cs.unt.edu/~smohanty/
More informationEvaluation of Non-Quasi-Static Effects during SEU in Deep-Submicron MOS Devices and Circuits
Evaluation of Non-Quasi-Static Effects during SEU in Deep-Submicron MOS s and Circuits Palkesh Jain Texas Instruments, Banglore, India palkesh@ti.com D. V. Kumar, J. M. Vasi, and M. B. Patil Department
More informationA Stochastic Collocation based. for Data Assimilation
A Stochastic Collocation based Kalman Filter (SCKF) for Data Assimilation Lingzao Zeng and Dongxiao Zhang University of Southern California August 11, 2009 Los Angeles Outline Introduction SCKF Algorithm
More informationBACKEND IMPLICATIONS FOR THERMAL EFFECTS IN 3D INTEGRATED SOI STRUCTURES
BACKEND IMPLICATIONS FOR THERMAL EFFECTS IN 3D INTEGRATED SOI STRUCTURES D. Celo, R. Joshi 1, and T. Smy Dept. of Electronics, Carleton University, Ottawa, ON, Canada K1S 5B6, ph: 613-520-3967, fax: 613-520-5708:
More informationDUBLIN CITY UNIVERSITY
DUBLIN CITY UNIVERSITY SAMPLE EXAMINATIONS 2017/2018 MODULE: QUALIFICATIONS: Simulation for Finance MS455 B.Sc. Actuarial Mathematics ACM B.Sc. Financial Mathematics FIM YEAR OF STUDY: 4 EXAMINERS: Mr
More informationTRANSPARENT oxide thin-film transistors (TFTs) are of
112 IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 11, NO. 1, MARCH 2011 Analysis of Bias Stress Instability in Amorphous InGaZnO Thin-Film Transistors Edward Namkyu Cho, Student Member, IEEE,
More informationStatistical Timing Analysis with Path Reconvergence and Spatial Correlations
Statistical Timing Analysis with Path Reconvergence and Spatial Correlations Lizheng Zhang, Yuhen Hu, Charlie Chung-Ping Chen ECE Department, University of Wisconsin, Madison, WI53706-1691, USA E-mail:
More informationAn Efficient Graph Sparsification Approach to Scalable Harmonic Balance (HB) Analysis of Strongly Nonlinear RF Circuits
Design Automation Group An Efficient Graph Sparsification Approach to Scalable Harmonic Balance (HB) Analysis of Strongly Nonlinear RF Circuits Authors : Lengfei Han (Speaker) Xueqian Zhao Dr. Zhuo Feng
More informationEnhancing Multicore Reliability Through Wear Compensation in Online Assignment and Scheduling. Tam Chantem Electrical & Computer Engineering
Enhancing Multicore Reliability Through Wear Compensation in Online Assignment and Scheduling Tam Chantem Electrical & Computer Engineering High performance Energy efficient Multicore Systems High complexity
More informationModeling and PSPICE Simulation of NBTI Effects in VDMOS Transistors
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 12, No. 1, February 2015, 69-79 UDC: 621.382.3:621.375.4 DOI: 10.2298/SJEE1501069M Modeling and PSPICE Simulation of NBTI Effects in VDMOS Transistors Miloš
More informationReliable Condition Assessment of Structures Using Uncertain or Limited Field Modal Data
Reliable Condition Assessment of Structures Using Uncertain or Limited Field Modal Data Mojtaba Dirbaz Mehdi Modares Jamshid Mohammadi 6 th International Workshop on Reliable Engineering Computing 1 Motivation
More informationCOTS BTS Testing and Improved Reliability Test Methods
2015 August 2015 SiC MOS Program Review COTS BTS Testing and Improved Reliability Test Methods Aivars Lelis, Ron Green, Dan Habersat, and Mooro El Outline Lelis (and Green) : COTS BTS results Standard
More informationTEMPERATURE DEPENDENCE OF HCI Review/Background: 16.2 Empirical Observations regarding HCI
131 16. TEMPERATURE DEPENDENCE OF HCI 16.1 Review/Background: In Chapter 15, we discussed about the voltage dependence of HCI degradation. In this chapter, we will focus on the temperature dependence of
More informationBreakdown Characterization
An Array-Based Test Circuit it for Fully Automated Gate Dielectric Breakdown Characterization John Keane, Shrinivas Venkatraman, Paulo Butzen*, and Chris H. Kim *State University of Rio Grande do Sul,
More informationChoice of V t and Gate Doping Type
Choice of V t and Gate Doping Type To make circuit design easier, it is routine to set V t at a small positive value, e.g., 0.4 V, so that, at V g = 0, the transistor does not have an inversion layer and
More informationToward More Accurate Scaling Estimates of CMOS Circuits from 180 nm to 22 nm
Toward More Accurate Scaling Estimates of CMOS Circuits from 180 nm to 22 nm Aaron Stillmaker, Zhibin Xiao, and Bevan Baas VLSI Computation Lab Department of Electrical and Computer Engineering University
More informationResearch Article A Novel Differential Evolution Invasive Weed Optimization Algorithm for Solving Nonlinear Equations Systems
Journal of Applied Mathematics Volume 2013, Article ID 757391, 18 pages http://dx.doi.org/10.1155/2013/757391 Research Article A Novel Differential Evolution Invasive Weed Optimization for Solving Nonlinear
More informationDistinguishing Manufacturing Defects From Variability Induced Faults in Analog Circuits
Distinguishing Manufacturing Defects From Variability Induced Faults in Analog Circuits Suraj Sindia Vishwani D. Agrawal Dept. of ECE, Auburn University, AL, USA Virendra Singh Indian Institute of Science,
More informationHigh Sensitivity Signatures for Test and Diagnosis of Analog, Mixed-Signal and Radio-Frequency Circuits
High Sensitivity Signatures for Test and Diagnosis of Analog, Mixed-Signal and Radio-Frequency Circuits Ph.D. Dissertation Defense Suraj Sindia Dept. of ECE, Auburn University, AL, USA June 8, 2013 Suraj
More informationArizona State University, Tempe, AZ 85287, USA 2 Department of Electrical Engineering. Arizona State University, Tempe, AZ 85287, USA ABSTRACT
Accurate Three-Dimensional Simulation of Electron Mobility Including Electron-Electron and Electron-Dopant Interactions C. Heitzinger, 1 C. Ringhofer, 1 S. Ahmed, 2 D. Vasileska, 2 1 Department of Mathematics
More informationArchitecture-level Thermal Behavioral Models For Quad-Core Microprocessors
Architecture-level Thermal Behavioral Models For Quad-Core Microprocessors Duo Li Dept. of Electrical Engineering University of California Riverside, CA 951 dli@ee.ucr.edu Sheldon X.-D. Tan Dept. of Electrical
More informationUniform and Exponential Random Floating Point Number Generation
Uniform and Exponential Random Floating Point Number Generation Thomas Morgenstern Hochschule Harz, Friedrichstr. 57-59, D-38855 Wernigerode tmorgenstern@hs-harz.de Summary. Pseudo random number generators
More informationUncertainty quantification of world population growth: A self-similar PDF model
DOI 10.1515/mcma-2014-0005 Monte Carlo Methods Appl. 2014; 20 (4):261 277 Research Article Stefan Heinz Uncertainty quantification of world population growth: A self-similar PDF model Abstract: The uncertainty
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationGPU acceleration of Newton s method for large systems of polynomial equations in double double and quad double arithmetic
GPU acceleration of Newton s method for large systems of polynomial equations in double double and quad double arithmetic Jan Verschelde joint work with Xiangcheng Yu University of Illinois at Chicago
More informationPerformance Bound and Yield Analysis for Analog Circuits under Process Variations
Performance Bound and Yield Analysis for Analog Circuits under Process Variations Xue-Xin Liu, Adolfo Adair Palma-Rodriguez, Santiago Rodriguez-Chavez, Sheldon X.-D. Tan, Esteban Tlelo-Cuautle, and Yici
More informationParallel Ensemble Monte Carlo for Device Simulation
Workshop on High Performance Computing Activities in Singapore Dr Zhou Xing School of Electrical and Electronic Engineering Nanyang Technological University September 29, 1995 Outline Electronic transport
More informationDesign/Technology Co-Optimisation (DTCO) in the Presence of Acute Variability
Design/Technology Co-Optimisation (DTCO) in the Presence of Acute Variability A. Asenov 1,2, E. A. Towie 1!! 1 Gold Standard Simulations Ltd 2 Glasgow University! Summary!! Introduction!! FinFET complexity
More informationStatistical Model of Hot-Carrier Degradation and Lifetime Prediction for P-MOS Transistors
Turk J Elec Engin, VOL.14, NO.3 2006, c TÜBİTAK Statistical Model of Hot-Carrier Degradation and Lifetime Prediction for P-MOS Transistors Fırat KAÇAR 1,AytenKUNTMAN 1, Hakan KUNTMAN 2 1 Electrical and
More informationAtomistic effect of delta doping layer in a 50 nm InP HEMT
J Comput Electron (26) 5:131 135 DOI 1.7/s1825-6-8832-3 Atomistic effect of delta doping layer in a 5 nm InP HEMT N. Seoane A. J. García-Loureiro K. Kalna A. Asenov C Science + Business Media, LLC 26 Abstract
More informationStudy of Steady and Transient Thermal Behavior of High Power Semiconductor Lasers
Study of Steady and Transient Thermal Behavior of High Power Semiconductor Lasers Zhenbang Yuan a, Jingwei Wang b, Di Wu c, Xu Chen a, Xingsheng Liu b,c a School of Chemical Engineering & Technology of
More informationStability-based generation of scenario trees for multistage stochastic programs
Stability-based generation of scenario trees for multistage stochastic programs H. Heitsch and W. Römisch Humboldt-University Berlin Institute of Mathematics 10099 Berlin, Germany http://www.math.hu-berlin.de/~romisch
More informationEarly Monolithic Pipelined ADCs
Early Monolithic Pipelined ADCs Stephen H. Lewis Solid-State Circuits Research Laboratory Department of Electrical and Computer Engineering University of California, Davis CA USA 1 Pipelining Stage 1 Stage
More informationAdvanced Statistical Strategy for Generation of Non-Normally distributed PSP Compact Model Parameters and Statistical Circuit Simulation
Advanced Statistical Strategy for Generation of Non-Normally distributed PSP Compact Model Parameters and Statistical Circuit Simulation Asen Asenov*,**, Urban Kovac*, Craig Alexander**, Daryoosh Dideban**,
More informationStatistical Reliability Analysis Under Process Variation and Aging Effects
Statistical Reliability Analysis Under Process Variation and Aging Effects Yinghai Lu 1, Li Shang, Hai Zhou 1,3, Hengliang Zhu 1, Fan Yang 1, Xuan Zeng 1 1 State Key Lab of ASIC & System, Microelectronics
More informationAn Application of Autocorrelation Functions to Find Linear Decompositions for Incompletely Specified Index Generation Functions
03 IEEE 43rd International Symposium on Multiple-Valued Logic An Application of Autocorrelation Functions to Find Linear Decompositions for Incompletely Specified Index Generation Functions Tsutomu Sasao
More informationThe PSP compact MOSFET model An update
The PSP compact MOSFET model An update Gert-Jan Smit, Andries Scholten, D.B.M. Klaassen NXP Semiconductors Ronald van Langevelde Philips Research Europe Gennady Gildenblat, Weimin Wu, Xin Li, Amit Jha,
More informationCarbon Nanotube Synaptic Transistor Network for. Pattern Recognition. Supporting Information for
Supporting Information for Carbon Nanotube Synaptic Transistor Network for Pattern Recognition Sungho Kim 1, Jinsu Yoon 2, Hee-Dong Kim 1 & Sung-Jin Choi 2,* 1 Department of Electrical Engineering, Sejong
More informationOn Critical Path Selection Based Upon Statistical Timing Models -- Theory and Practice
On Critical Path Selection Based Upon Statistical Timing Models -- Theory and Practice Jing-Jia Liou, Angela Krstic, Li-C. Wang, and Kwang-Ting Cheng University of California - Santa Barbara Problem Find
More information