Solutions to Assignment No 5 Digital Techniques Fall 2007
|
|
- Godwin Melvin Henderson
- 6 years ago
- Views:
Transcription
1 Solutions to Assignment No 5 Digital Techniques Fall 2007 André Deutz October 19, Simplifying and Manipulating Boolean Expressions 1. Simplification (a) Simplify each of the following expressions, using one of the basic theorems: i. (AB + CD)(AB + E) AB + CDE (distributivity) ii. A + BC + DE(A + BC) A + BC (absorption) iii. A + BC + (DE + F )(A + BC) A + BC + DE + F (elimination of complement) Alternatively (due to typo): A + BC + (DE + F )(A + BC) A + BC (absorption) (b) Simplify the following expressions using the postulates and theorems stated in the table of Assignment No 4. i. X + Y + XY + (X + Y )XY X + Y + XY (absorption) X + Y + (X + Y ) (DeMorgan) 1 (complement) Alternatively: X + Y + XY + (X + Y )XY X + Y + (X + Y ) + (X + Y )XY (DeMorgan) 1 + (X + Y )XY (complement) 1 (one theorem) ii. XY Z + XY Z + XY Z + XY Z XY (Z + Z) + XY Z + XY Z (distributivity) XY 1 + XY Z + XY Z (complement) XY + XY Z + XY Z (identity) XY + XZ(Y + Y ) (distributivity) 1
2 XY + XZ1 (complement) XY + XZ (identity) iii. X Y X Z X Y + X Z(DeMorgan) X Y + X Z(Involution (twice)) iv. (X + Y )(X + Z)(Y + Z) X(X + Z)(Y + Z) + Y (X + Z)(Y + Z) (distributivity) XZ(Y + Z) + Y (X + Z)(Y + Z) (elimination of complement) XY Z + Y (X + Z)(Y + Z) (elimination of complement) XY Z + Y Z(X + Z) (elimination of complement) XY Z + X Y Z (elimination of complement) Alternatively: (X + Y )(X + Z)(Y + Z) (XX + XZ + X Y + Y Z)(Y + Z) (distributivity) (0 + XZ + X Y + Y Z)(Y + Z)(complement) (XZ + X Y + Y Z)(Y + Z)(identity) (XZ + X Y )(Y + Z)(consensus) XY Z + X Y Y + XZZ + X Y Z(distributivity) XY Z X Y Z(complement and zero theorem) XY Z + X Y Z(identity) v. (W + X + Y Z)(W + X)(X + Y ) (X + (W + Y Z)W )(X + Y ) (distributivity) (X + W Y Z)(X + Y ) (elimination of complement) X(X + W Y Z) + Y (X + W Y Z) (distributivity) X W Y Z + Y (X + W Y Z) (elimination of complement) X W Y Z + XY + W Y Z) (distributivity) XY + W Y Z (absorption) Alternatively: Before embarking on the alternative solution, we first prove a simple consequence of the consensus theorem: (A + B)(A + C) = AC + AB Proof: (A + B)(A + C) = AC + AB AA + AC + BA + BC(distributivity) 0 + AC + BA + BC(complement) AC + BA + BC(identity) AC + BA (consensus) Next we resume with the alternative approach: (W + X + Y Z)(W + X)(X + Y ) (W + X + Y Z)(XY + X W ) ( by (A + B)(A + C) = AC + AB ) W XY +W X W +XXY +XX W +Y ZXY +Y ZXW (distributivity) W XY + XXY + Y ZXY + Y ZXW (complement and identity) W XY + XY + ZXY + Y ZXW (idempotence) XY (W Z) + Y ZXW (distributivity) XY + Y ZXW (one theorem) 2
3 Y (X + W XZ))(distributivity) Y (X + W Z))(elimination of complement) Y X + Y W Z (distributivity) vi. W XZ + XY Z + W XY + XY Z + W Y Z Y Z(X + X) + W XZ + W XY + W Y Z (distributivity) Y Z(1) + W XZ + W XY + W Y Z (complement) Y Z + W XZ + W XY + W Y Z (identity) Y Z + W XZ + W XY (absorption) (Y + W XZ + W XY )(Z + W XZ + W XY ) (distributivity (Y + W XZ + W X)(Z + W XZ + W XY ) (elimination of complement) (Y + W X)(Z + W XZ + W XY ) (absorption) (Y + W X)(Z + W X + W XY ) (elimination of complement) (Y + W X)(Z + W X) (absorption) W X + Y Z (distributivity) Alternative solution: W XZ + XY Z + W XY + XY Z + W Y Z W XZ + W XY + Y Z(X + X + W ) (distributivity and commutativity) W XZ + W XY + Y Z(1 + W ) (complement) W XZ + W XY + Y Z (one theorem) W X(Z + Y ) + Y Z(distributivity) W X(Z + Y ) + Y Z(involution) W XZ Y + Y Z (DeMorgan) W X + Y Z (elimination of complement) vii. W XZ + W Z + XY Z + W XY (W + W XZ + XY Z + W XY )(Z + W XZ + XY Z + W XY ) (distributivity) (W + XZ + XY Z + W XY )(Z + W XZ + XY Z + W XY ) (elimination of complement) (W + XZ + XY Z + XY )(Z + W XZ + XY Z + W XY ) (elimination of complement) (W + XZ + XY )(Z + W XZ + XY Z + W XY ) (absorption) (W + XZ + XY )(Z + XY Z + W XY ) (absorption) (W +XZ +XY )(Z +XY +W XY ) (elimination of complement) (W + XZ + XY )(Z + XY ) (absorption) XY + (W + XZ)Z (distributivity) XY + W Z + XZZ (distributivity) XY + W Z + XZ (idempotence) Alternative solution: W XZ + W Z + XY Z + W XY Z(W X + W ) + XY Z + W XY (distributiviteit) Z(X + W ) + XY Z + W XY (elimination of complement) 3
4 ZX + ZW + XY Z + W XY (distributivity) X(Z + Y Z) + ZW + W XY (distributivity) X(Z + Y ) + ZW + W XY (elimination of complement) XZ + XY + ZW + W XY (distributivity) XZ + XY (1 + W ) + ZW (distributivity) XZ + XY 1 + ZW (one theorem) XZ + XY + ZW (identity) viii. (X + Y + Z)(X + Y + Z)(X + Y + Z) (Y + (X + Z)(X + Z))(X + Y + Z) (distributivity) Y + (X + Z)(X + Z)(X + Z) (distributivity) Y + (X + Z)(X + ZZ) (distributivity) Y + (X + Z)(X + 0) (complement) Y + (X + Z)X (identity) Y + XX + XZ (distributivity) Y XZ (complement) Y + XZ (identity) For the alternative approach we will use two theorems: 1) (A + B)(A+C) = AC +AB, already proved above and 2) (A+B)(A+ B) = A. Proof: AA + AB + BA + BB = A + AB + BA + 0 = A(1 + B + B) = A(1 + 1) = A 1 = A Alternative approach: (X + Y + Z)(X + Y + Z)(X + Y + Z) (Y + Z)(X + Y + Z) (by (A + B)(A + B) = A) Z(X + Y ) + ZY (by (A + B)(A + C) = AC + AB) ZX + ZY + ZY (distributivity) ZX + Y (Z + Z) (distributivity) ZX + Y 1 (one theorem) ZX + Y (identity) 2. Manipulation (a) Convert AB + CD to an equivalent PoS expression. Approach 1 (we will not get the standard PoS): AB + CD (AB + C)(AB + D) (distributivity) (A + C)(B + C)(A + D)(B + D) (distributivity) Approach 2 (in this approach we will get the standard PoS as an extra): Consider F (A, B, C, D) := AB + CD 4
5 max term expression input combination minterm expression F(A,B,C,D) M 0 = A + B + C + D 0000 m 0 = A B C D 0 M 1 = A + B + C + D 0001 m 1 = A B CD 0 M 2 = A + B + C + D 0010 m 2 = A BC D 0 M 3 = A + B + C + D 0011 m 3 = A BCD 1 M 4 = A + B + C + D 0100 m 4 = AB C D 0 M 5 = A + B + C + D 0101 m 5 = AB CD 0 M 6 = A + B + C + D 0110 m 6 = ABCD 0 M 7 = A + B + C + D 0111 m 7 = ABCD 0 M 8 = A + B + C + D 1000 m 8 = AB C D 1 M 9 = A + B + C + D 1001 m 9 = AB CD 1 M 10 = A + B + C + D 1010 m 10 = ABC D 1 M 11 = A + B + C + D 1011 m 11 = ABCD 1 M 12 = A + B + C + D 1100 m 12 = ABC D 0 M 13 = A + B + C + D 1101 m 13 = ABCD 0 M 14 = A + B + C + D 1110 m 14 = ABCD 0 M 15 = A + B + C + D 1111 m 15 = ABCD 1 Now we proceed to answer the question What is a PoS of F?. We do this in two steps: i. First we determine a SoP of F ii. Secondly we compute the PoS of F by applying DeMorgan s law: F = F = SoP of F In more detail: From the above truth table it is very easy to determine what the canonical SoP of F is, namely the sum of all the minterms not used by F. That is, F = m 0 + m 1 + m 2 + m 4 + m 5 + m 6 + m 7 + m 12 + m 13 + m 14. From this we get: F = F = SoP of F = m 0 + m 1 + m 2 + m 4 + m 5 + m 6 + m 7 + m 12 + m 13 + m 14. By De- Morgan s Law we get F = m 0 m 1 m 2 m 4 m 5 m 6 m 7 m 12 m 13 m 14. By applying DeMorgan s Law to each of the eleven minterms we get (eleven maxterms): F = M 0 M 1 M 2 M 4 M 5 M 6 M 7 M 12 M 13 M 14 By a look-up in the above table we get the gory Answer: F = (A + B + C + D) (A + B + C + D) (A + B + C + D) (A + B + C + D) (A + B + C + D) (A + B + C + D) (A + B + C + D) (A + B + C + D) (A + B + C + D) (A + B + C + D) Remark: In order to compute a PoS you just need some SoP (not necessarily the standard = canonical SoP ) of F. But if the SoP of F is canonical, then we get the canonical PoS of F. Recall that a SoP is canonical(=standard) if each of the product terms involves contains all the variables (or their negation): Example: AB + ABCD + AD is not canonical since the first nor the third product term contains all the variables; the first does not contain C nor D (nor their negations) and the third does not contain B nor C (nor their negations). Remark: This second approach is just about the only feasible way to compute the PoS of the function in 3.2.(a) of the Proeftentamen. (b) Express XY +UV W in terms of the NAND operation by considering 5
6 XY + UV W and applying DeMorgan. Applying DeMorgan like the assignment tells us we get: X Y U V W There s still a negation in the formula. We can rewrite negation because X = X 1, or alternatively X = X X. So we get: X Y U V W 1 This already satisfies the constraints set by the assignment. However, if the assignment had limited us to 2 input NAND gates we d have to rewrite UV W. The easiest way to do this is to rewrite UV using NAND gates so that the output of UV is one of two inputs for the NAND gate which currently requires three inputs. One way to do this is to negate UV twice like this: X Y U V W 1 This leaves us with a number of NAND operations and a single negation. We already know how to rewrite the negation. X Y U V 1 W 1 The resulting expression only uses 2 input NAND gates. 2 Karnaugh maps 1. Explain what the main idea is behind Karnaugh maps (a.k.a. K-Maps or Karnaugh-diagrams) 2. Plot the following function on a K-map and then find a minimal-sum expression for it: Z = B C + ABD + ABCD + BC Answer: B + AD + ACD 3. Find the minimal SoP expression for the function plotted in the following K-map figure: CD AB 00 A B C D 1 A B C D 1 AB C D 1 AB C D 01 A B CD A B CD 1 AB CD AB CD 1 11 A BCD 1 ABCD 1 ABCD 1 ABCD 1 10 A BCD 1 ABCD ABCD 1 ABCD Answer: A possible answer is BCD + ACD + AC D + BCD + A BC + A BD 3 Don t Care Conditions and Karnaugh Map Example In all the logic design problems we have encountered so far, a specific output value has been associated with each of the possible input values. Occasionally, a system exists in which a certain combination of inputs cannot happen. In such cases, the output may be defined as either true or false. After all, if a particular 6
7 input is impossible, the corresponding output is meaningless. Or is it? Later we shall see how we can turn these meaningless outputs to good use. To make the concept of impossible input conditions a little clearer, consider the following example. An air-conditioning system has two control inputs. One, C, is from a cold sensing thermostat, and is true if the temperature is below 15 o C, and false otherwise. The other input, H, is from a hot-sensing thermostat and is true if the temperature is above 22 o C, and false otherwise. As there are two inputs, there are four possible logical conditions as illustrated in the following table: Inputs Meaning C H 0 0 Temperature OK 0 1 Too hot 1 0 Too cold 1 1? The input condition C = 1, H = 1 has no real meaning, as it is impossible to be too hot and too cold simultaneously. Such an input condition could arise only if one of the thermostats had become faulty. Consider now the following example of an air-conditioning unit with four inputs and four outputs. The following table defines the meaning of the inputs to the controller. Input Name Meaning when input=0 Meaning when input=1 H Hot temperature < upper limit temperature > upper limit C Cold temparture > lower limit temperature < lower limit W Wet humidity < upper limit humidity > upper limit D Dry humidity > lower limit humidity < lower limit The controller has four outputs P, Q, R, and S. When P = 1 a heater is switched on, and when Q = 1 a cooler is switched on. Similarly, a humidifier is switched on by R = 1, and a dehumidifier by S = 1. In each case a logical zero switches off the appropriate device. The relationship between the inputs and outputs is as follows. If the temperature and humidity are both within limits, switch off the heater and the chiller(=cooler). The humidifier and dehumidifier are both switched off unless stated otherwise. If the humidity is within limits, switch on the heater if the temperature is too low, and switch on the cooler it the temperature is too high. If the temperature is within limits, switch on the heater if the humidity is too low, and the cooler if the humidity is too high. If the humidity is high, and the temperature low, switch on the heater. If the humidity is low, and the temperature high, switch on the cooler. If both the temperature and humidity are high, switch on the cooler and dehumidifier. If both the temperature and humidity are too low, switch on the heater and humidifier. The relationship between inputs and outputs can now be expressed in truth table (see below). 7
8 Inputs Outputs H C W D Condition P Q R S OK Dry Wet Impossible x x x x Cold Cold and Dry Cold and wet Impossible x x x x Hot Hot and dry Hot and wet impossible x x x x impossible x x x x impossible x x x x impossible x x x x impossible x x x x The don t care conditions are so called because the corresponding input conditions cannot occur. Of course, any real combinational logical unit (aka combinatorial digital circuit) with n-inputs must have a particular logical output for each of the 2 n input combinations. In other words, if an input (combination) which is classified as a don t- care is applied to the the circuit, it must produce either a logical one or a zero at the output. We choose the output to be a one or a zero to simplify the design of the circuit. That is, if an xcan be used to turn a group of ones into a larger group of ones on a Karnaugh map, it is taken as a logical one. Otherwise it is made a zero. Draw the Karnaugh map for each of the outputs P through S and get the simplified Boolean expression for each of them. For example, let us draw the Karnaugh map for P first: HC WD H C W D H C W D 1 H C W D x H C W D 01 HC W D 1 HC W D 1 1 HCW D x x HCW D 1 11 HC W D x HC W D x HCW D x HCW D x 10 H C W D H C W D H CW D x H CW D Six of the don t-cares are used to get the following two rectangles (the don t-care in the cell pertaining to HCW D is not used): 1. the first is a square consisting of four cells pertaining to the following minterms: H C W D, H C W D, HC W D, and HCW D. The sum of these four minterms is HD (of course, this has been read off directly from the Karnaugh map. 2. the second rectangle consists of eight cells pertaining to the following minterms: HC W D, HC W D, HCW D, HCW D,HC W D, HC W D, HCW D, and HCW D. The sum of these eight minterms is C which you can read off directly from the K-map. In summary: P = C + HD 8
9 4 Question on Don t-cares and Karnaugh Maps For this question refer to the previous section: For each of the outputs Q, R, and S construct the Karnaugh diagram and obtain from this the simplified Boolean expression (again for Q, R, and S). Answer: Q = H + CW, R = CD en S = HW. 5 Constructing Useful CLUs In this section we will construct some useful CLUs by means of our primitives (NOT, AND, and OR gates). The CLUs we built can be used in turn to build even more sophisticated CLUs. Continuing in this fashion we get a hierarchy of CLUs. But let us first start with building the useful CLUs of this section. 1. Consider a Combinational Logic Unit (CLU) with the following functionality: the number of inputs is 3 and the number of outputs is 8; we will interpret the input combination consisting of 3 bits as a binary number; the output lines are numbered from 0 to 7, which we label Z 0, Z 1,, Z 7 ; if the binary input bit combination represents the integer i, then the i-th output line is high and the remainder of the lines is low; for instance, suppose the input combination is 101, then the 5th output line (Z 5 ) is high and the 0th through 4th output lines are low as well as the output lines numbered 6 and 7 (i.e., the output wires Z 0, Z 1, Z 2, Z 3, Z 4, Z 6, Z 7 are low). (a) Construct the 1/0-table (for each of the outputs) which specifies the above CLU. (b) Translate your 1-0 specification table for each of the outputs into a Logic Diagram (LD) using our 4-step algorithm of the lecture: that is start with 3 wires and their negations (using NOT gates), giving a total of 6 wires, introduce 3-input-AND gates appropriately, for each of the 3-input-AND gates connect its inputs appropriately with a wire or its negation. For this CLU there is no need for OR-gates. (c) Implement your Logic Diagram in Digital Works. (d) Describe some useful applications for this CLU. 2. In this Assignment we will modify the CLU we have built in 1 slightly. We introduce next to the three inputs, a fourth input wire. If the fourth input wire is low (we will call it E), then all of the output wires Z 0, Z 7 are low. If the wire E is high then the CLU works as before (see 1). Answer the same questions you answered for the CLU you have built in 1: (a) Construct the 1/0-table (for each of the outputs) which specifies the above CLU. (b) Translate your 1-0 specification table for each of the outputs into a Logic Diagram (LD) using our 4-step algorithm of the lecture: that is start with 4 wires and their negations (using NOT gates), giving a total of 8 wires, introduce 4-input-AND gates appropriately, for each of the 3-input-AND gates connect its inputs appropriately with a wire or its negation. For this CLU there is no need for OR-gates. 9
10 (c) Implement your Logic Diagram in Digital Works. (d) Describe some useful applications for this CLU and describe especially when it would be handy to have the E wire on hand. 3. (a) In class and in Assignment No 2 we have built 1-bit adder with Carry in and Carry out. You have also implemented in Digital Works the Carry out -part of this CLU. Complement this implementation with an implementation of the Sum part (see lecture slides for a Logic Diagram). (b) Using the Logic Diagram for this 1-bit adder construct a Logic Diagram for a 4-bit adder (that is construct a CLU with 9 inputs and 5 outputs such that 4 inputs represent the first binary number, the next 4 inputs represent the second binary number, the 9th input represents the Carry-in (this can be set to low). Four wires of the output represent the binary sum of the two input numbers and the 5th output represents the Carry-out). (c) Implement the Logic Diagram in Digital Works. For now you should do it with copying and pasting your 1-bit adder etc. If you are brave, then you can look into making a Macro for the 1-bit adder and use this to construct the 4-bit adder. 6 Miscellaneous Questions 1. Consider the 2-input-AND implementation by means of relays. (See the powerpoint slides describing the solution to Problem 3 of Assignment No 1 on the website of the course( deutz/dite)). Design in essentially two different ways a 3-AND gate using relays. 2. Construct a 5-bit Gray code. : Answer 3. Find out what the ball park figure is for the number of transistors per square mm. Answer: a million. 10
Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps
EE210: Switching Systems Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps Prof. YingLi Tian Feb. 21/26, 2019 Department of Electrical Engineering The City College of New York
More informationCHAPTER III BOOLEAN ALGEBRA
CHAPTER III- CHAPTER III CHAPTER III R.M. Dansereau; v.. CHAPTER III-2 BOOLEAN VALUES INTRODUCTION BOOLEAN VALUES Boolean algebra is a form of algebra that deals with single digit binary values and variables.
More informationCHAPTER III BOOLEAN ALGEBRA
CHAPTER III- CHAPTER III CHAPTER III R.M. Dansereau; v.. CHAPTER III-2 BOOLEAN VALUES INTRODUCTION BOOLEAN VALUES Boolean algebra is a form of algebra that deals with single digit binary values and variables.
More informationLecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions
EE210: Switching Systems Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions Prof. YingLi Tian Feb. 15, 2018 Department of Electrical Engineering The City College of New York The
More informationChapter 2 Combinational Logic Circuits
Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 1 Gate Circuits and Boolean Equations Chapter 2 - Part 1 2 Chapter 2 - Part 1 3 Chapter 2 - Part 1 4 Chapter 2 - Part
More informationCHAPTER 2 BOOLEAN ALGEBRA
CHAPTER 2 BOOLEAN ALGEBRA This chapter in the book includes: Objectives Study Guide 2.1 Introduction 2.2 Basic Operations 2.3 Boolean Expressions and Truth Tables 2.4 Basic Theorems 2.5 Commutative, Associative,
More informationChapter 2 Boolean Algebra and Logic Gates
Ch1: Digital Systems and Binary Numbers Ch2: Ch3: Gate-Level Minimization Ch4: Combinational Logic Ch5: Synchronous Sequential Logic Ch6: Registers and Counters Switching Theory & Logic Design Prof. Adnan
More informationUNIT 5 KARNAUGH MAPS Spring 2011
UNIT 5 KRNUGH MPS Spring 2 Karnaugh Maps 2 Contents Minimum forms of switching functions Two- and three-variable Four-variable Determination of minimum expressions using essential prime implicants Five-variable
More informationLecture 2 Review on Digital Logic (Part 1)
Lecture 2 Review on Digital Logic (Part 1) Xuan Silvia Zhang Washington University in St. Louis http://classes.engineering.wustl.edu/ese461/ Grading Engagement 5% Review Quiz 10% Homework 10% Labs 40%
More informationChapter 2 Combinational Logic Circuits
Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 1 Gate Circuits and Boolean Equations Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active
More informationChapter-2 BOOLEAN ALGEBRA
Chapter-2 BOOLEAN ALGEBRA Introduction: An algebra that deals with binary number system is called Boolean Algebra. It is very power in designing logic circuits used by the processor of computer system.
More informationELC224C. Karnaugh Maps
KARNAUGH MAPS Function Simplification Algebraic Simplification Half Adder Introduction to K-maps How to use K-maps Converting to Minterms Form Prime Implicants and Essential Prime Implicants Example on
More informationNumber System conversions
Number System conversions Number Systems The system used to count discrete units is called number system. There are four systems of arithmetic which are often used in digital electronics. Decimal Number
More informationUnit 2 Session - 6 Combinational Logic Circuits
Objectives Unit 2 Session - 6 Combinational Logic Circuits Draw 3- variable and 4- variable Karnaugh maps and use them to simplify Boolean expressions Understand don t Care Conditions Use the Product-of-Sums
More informationDigital Logic Design. Combinational Logic
Digital Logic Design Combinational Logic Minterms A product term is a term where literals are ANDed. Example: x y, xz, xyz, A minterm is a product term in which all variables appear exactly once, in normal
More informationEECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive
EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive March 30, 2010 John Wawrzynek Spring 2010 EECS150 - Lec19-cl1 Page 1 Boolean Algebra I (Representations of Combinational
More informationGate-Level Minimization
Gate-Level Minimization Dr. Bassem A. Abdullah Computer and Systems Department Lectures Prepared by Dr.Mona Safar, Edited and Lectured by Dr.Bassem A. Abdullah Outline 1. The Map Method 2. Four-variable
More informationLecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University
Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University Original Source: Aby K George, ECE Department, Wayne State University Contents The Map method Two variable
More informationChap 2. Combinational Logic Circuits
Overview 2 Chap 2. Combinational Logic Circuits Spring 24 Part Gate Circuits and Boolean Equations Binary Logic and Gates Boolean Algebra Standard Forms Part 2 Circuit Optimization Two-Level Optimization
More information211: Computer Architecture Summer 2016
211: Computer Architecture Summer 2016 Liu Liu Topic: Storage Project3 Digital Logic - Storage: Recap - Review: cache hit rate - Project3 - Digital Logic: - truth table => SOP - simplification: Boolean
More informationMC9211 Computer Organization
MC92 Computer Organization Unit : Digital Fundamentals Lesson2 : Boolean Algebra and Simplification (KSB) (MCA) (29-2/ODD) (29 - / A&B) Coverage Lesson2 Introduces the basic postulates of Boolean Algebra
More informationThis form sometimes used in logic circuit, example:
Objectives: 1. Deriving of logical expression form truth tables. 2. Logical expression simplification methods: a. Algebraic manipulation. b. Karnaugh map (k-map). 1. Deriving of logical expression from
More information2 Application of Boolean Algebra Theorems (15 Points - graded for completion only)
CSE140 HW1 Solution (100 Points) 1 Introduction The purpose of this assignment is three-fold. First, it aims to help you practice the application of Boolean Algebra theorems to transform and reduce Boolean
More informationEEE130 Digital Electronics I Lecture #4
EEE130 Digital Electronics I Lecture #4 - Boolean Algebra and Logic Simplification - By Dr. Shahrel A. Suandi Topics to be discussed 4-1 Boolean Operations and Expressions 4-2 Laws and Rules of Boolean
More informationENG2410 Digital Design Combinational Logic Circuits
ENG240 Digital Design Combinational Logic Circuits Fall 207 S. Areibi School of Engineering University of Guelph Binary variables Binary Logic Can be 0 or (T or F, low or high) Variables named with single
More informationELCT201: DIGITAL LOGIC DESIGN
ELCT2: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 2 Following the slides of Dr. Ahmed H. Madian ذو الحجة 438 ه Winter
More informationBoolean Algebra, Gates and Circuits
Boolean Algebra, Gates and Circuits Kasper Brink November 21, 2017 (Images taken from Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc.) Outline Last week: Von
More informationE&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev
E&CE 223 Digital Circuits & Systems Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev 4 of 92 Section 2: Boolean Algebra & Logic Gates Major topics Boolean algebra NAND & NOR gates Boolean
More informationCHAPTER1: Digital Logic Circuits Combination Circuits
CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits Combination Circuits 1 PRIMITIVE LOGIC GATES Each of our basic operations can be implemented in hardware using a primitive logic gate.
More informationCHAPTER 3 BOOLEAN ALGEBRA
CHAPTER 3 BOOLEAN ALGEBRA (continued) This chapter in the book includes: Objectives Study Guide 3.1 Multiplying Out and Factoring Expressions 3.2 Exclusive-OR and Equivalence Operations 3.3 The Consensus
More informationAdvanced Digital Design with the Verilog HDL, Second Edition Michael D. Ciletti Prentice Hall, Pearson Education, 2011
Problem 2-1 Recall that a minterm is a cube in which every variable appears. A Boolean expression in SOP form is canonical if every cube in the expression has a unique representation in which all of the
More informationCombinational Logic. Review of Combinational Logic 1
Combinational Logic! Switches -> Boolean algebra! Representation of Boolean functions! Logic circuit elements - logic gates! Regular logic structures! Timing behavior of combinational logic! HDLs and combinational
More informationWeek-I. Combinational Logic & Circuits
Week-I Combinational Logic & Circuits Overview Binary logic operations and gates Switching algebra Algebraic Minimization Standard forms Karnaugh Map Minimization Other logic operators IC families and
More informationKarnaugh Maps Objectives
Karnaugh Maps Objectives For Karnaugh Maps of up to 5 variables Plot a function from algebraic, minterm or maxterm form Obtain minimum Sum of Products and Product of Sums Understand the relationship between
More informationDigital Circuit And Logic Design I. Lecture 3
Digital Circuit And Logic Design I Lecture 3 Outline Combinational Logic Design Principles (). Introduction 2. Switching algebra 3. Combinational-circuit analysis 4. Combinational-circuit synthesis Panupong
More informationEC-121 Digital Logic Design
EC-121 Digital Logic Design Lecture 2 [Updated on 02-04-18] Boolean Algebra and Logic Gates Dr Hashim Ali Spring 2018 Department of Computer Science and Engineering HITEC University Taxila!1 Overview What
More informationChapter 2 Combinational logic
Chapter 2 Combinational logic Chapter 2 is very easy. I presume you already took discrete mathemtics. The major part of chapter 2 is boolean algebra. II - Combinational Logic Copyright 24, Gaetano Borriello
More informationKarnaugh Map & Boolean Expression Simplification
Karnaugh Map & Boolean Expression Simplification Mapping a Standard POS Expression For a Standard POS expression, a 0 is placed in the cell corresponding to the product term (maxterm) present in the expression.
More informationReview for Test 1 : Ch1 5
Review for Test 1 : Ch1 5 October 5, 2006 Typeset by FoilTEX Positional Numbers 527.46 10 = (5 10 2 )+(2 10 1 )+(7 10 0 )+(4 10 1 )+(6 10 2 ) 527.46 8 = (5 8 2 ) + (2 8 1 ) + (7 8 0 ) + (4 8 1 ) + (6 8
More informationBoolean Algebra and Logic Design (Class 2.2 1/24/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE
Boolean Algebra and Logic Design (Class 2.2 1/24/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE Today s Topics Boolean algebra applications in logic
More informationBoolean Algebra and Digital Logic 2009, University of Colombo School of Computing
IT 204 Section 3.0 Boolean Algebra and Digital Logic Boolean Algebra 2 Logic Equations to Truth Tables X = A. B + A. B + AB A B X 0 0 0 0 3 Sum of Products The OR operation performed on the products of
More informationUNIT 4 MINTERM AND MAXTERM EXPANSIONS
UNIT 4 MINTERM AND MAXTERM EXPANSIONS Spring 2 Minterm and Maxterm Expansions 2 Contents Conversion of English sentences to Boolean equations Combinational logic design using a truth table Minterm and
More informationOptimizations and Tradeoffs. Combinational Logic Optimization
Optimizations and Tradeoffs Combinational Logic Optimization Optimization & Tradeoffs Up to this point, we haven t really considered how to optimize our designs. Optimization is the process of transforming
More informationE&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates
Digital Circuits & Systems Lecture Transparencies (Boolean lgebra & Logic Gates) M. Sachdev 4 of 92 Section 2: Boolean lgebra & Logic Gates Major topics Boolean algebra NND & NOR gates Boolean algebra
More informationMidterm1 Review. Jan 24 Armita
Midterm1 Review Jan 24 Armita Outline Boolean Algebra Axioms closure, Identity elements, complements, commutativity, distributivity theorems Associativity, Duality, De Morgan, Consensus theorem Shannon
More informationDIGITAL ELECTRONICS & it0203 Semester 3
DIGITAL ELECTRONICS & it0203 Semester 3 P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur School of Computing, Department of IT 8/22/2011 1 Disclaimer The contents of the slides
More informationLogic Design. Chapter 2: Introduction to Logic Circuits
Logic Design Chapter 2: Introduction to Logic Circuits Introduction Logic circuits perform operation on digital signal Digital signal: signal values are restricted to a few discrete values Binary logic
More informationCombinational Logic Fundamentals
Topic 3: Combinational Logic Fundamentals In this note we will study combinational logic, which is the part of digital logic that uses Boolean algebra. All the concepts presented in combinational logic
More informationChapter 2 Combinational Logic Circuits
Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 1 Gate Circuits and Boolean Equations Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. Overview Part 1 Gate
More informationPart 1: Digital Logic and Gates. Analog vs. Digital waveforms. The digital advantage. In real life...
Part 1: Digital Logic and Gates Analog vs Digital waveforms An analog signal assumes a continuous range of values: v(t) ANALOG A digital signal assumes discrete (isolated, separate) values Usually there
More informationII. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT):
ENGI 386 Digital Logic II. COMBINATIONAL LOGIC DESIGN Combinational Logic output of digital system is only dependent on current inputs (i.e., no memory) (a) Boolean Algebra - developed by George Boole
More informationEE40 Lec 15. Logic Synthesis and Sequential Logic Circuits
EE40 Lec 15 Logic Synthesis and Sequential Logic Circuits Prof. Nathan Cheung 10/20/2009 Reading: Hambley Chapters 7.4-7.6 Karnaugh Maps: Read following before reading textbook http://www.facstaff.bucknell.edu/mastascu/elessonshtml/logic/logic3.html
More informationReview. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms
Review EECS 150 - Components and Design Techniques for Digital Systems Lec 06 Minimizing Boolean Logic 9/16-04 David Culler Electrical Engineering and Computer Sciences University of California, Berkeley
More informationSlide Set 3. for ENEL 353 Fall Steve Norman, PhD, PEng. Electrical & Computer Engineering Schulich School of Engineering University of Calgary
Slide Set 3 for ENEL 353 Fall 2016 Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary Fall Term, 2016 SN s ENEL 353 Fall 2016 Slide Set 3 slide
More informationChapter 2: Switching Algebra and Logic Circuits
Chapter 2: Switching Algebra and Logic Circuits Formal Foundation of Digital Design In 1854 George Boole published An investigation into the Laws of Thoughts Algebraic system with two values 0 and 1 Used
More informationUNIT 3 BOOLEAN ALGEBRA (CONT D)
UNIT 3 BOOLEAN ALGEBRA (CONT D) Spring 2011 Boolean Algebra (cont d) 2 Contents Multiplying out and factoring expressions Exclusive-OR and Exclusive-NOR operations The consensus theorem Summary of algebraic
More informationEx: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.
Boolean Expression Forms: Sum-of-products (SOP) Write an AND term for each input combination that produces a 1 output. Write the input variable if its value is 1; write its complement otherwise. OR the
More informationChapter 2 : Boolean Algebra and Logic Gates
Chapter 2 : Boolean Algebra and Logic Gates By Electrical Engineering Department College of Engineering King Saud University 1431-1432 2.1. Basic Definitions 2.2. Basic Theorems and Properties of Boolean
More informationChapter 2 Combinational
Computer Engineering 1 (ECE290) Chapter 2 Combinational Logic Circuits Part 1 Gate Circuits and Boolean Equations HOANG Trang Reference: 2008 Pearson Education, Inc. Overview Part 1 Gate Circuits and Boolean
More informationLecture 7: Karnaugh Map, Don t Cares
EE210: Switching Systems Lecture 7: Karnaugh Map, Don t Cares Prof. YingLi Tian Feb. 28, 2019 Department of Electrical Engineering The City College of New York The City University of New York (CUNY) 1
More informationCHAPTER 5 KARNAUGH MAPS
CHAPTER 5 1/36 KARNAUGH MAPS This chapter in the book includes: Objectives Study Guide 5.1 Minimum Forms of Switching Functions 5.2 Two- and Three-Variable Karnaugh Maps 5.3 Four-Variable Karnaugh Maps
More informationCS 226: Digital Logic Design
CS 226: Digital Logic Design 0 1 1 I S 0 1 0 S Department of Computer Science and Engineering, Indian Institute of Technology Bombay. 1 of 29 Objectives In this lecture we will introduce: 1. Logic functions
More informationSAMPLE ANSWERS MARKER COPY
Page 1 of 12 School of Computer Science 60-265-01 Computer Architecture and Digital Design Fall 2012 Midterm Examination # 1 Tuesday, October 23, 2012 SAMPLE ANSWERS MARKER COPY Duration of examination:
More informationBoolean Algebra and Logic Simplification
S302 Digital Logic Design Boolean Algebra and Logic Simplification Boolean Analysis of Logic ircuits, evaluating of Boolean expressions, representing the operation of Logic circuits and Boolean expressions
More informationLogic Design I (17.341) Fall Lecture Outline
Logic Design I (17.341) Fall 2011 Lecture Outline Class # 06 October 24, 2011 Dohn Bowden 1 Today s Lecture Administrative Main Logic Topic Homework 2 Course Admin 3 Administrative Admin for tonight Syllabus
More informationCombinational Logic Design Principles
Combinational Logic Design Principles Switching algebra Doru Todinca Department of Computers Politehnica University of Timisoara Outline Introduction Switching algebra Axioms of switching algebra Theorems
More informationCHAPTER 7. Exercises 17/ / /2 2 0
CHAPTER 7 Exercises E7. (a) For the whole part, we have: Quotient Remainders 23/2 /2 5 5/2 2 2/2 0 /2 0 Reading the remainders in reverse order, we obtain: 23 0 = 0 2 For the fractional part we have 2
More informationCHAPTER 7. Solutions for Exercises
CHAPTER 7 Solutions for Exercises E7.1 (a) For the whole part we have: Quotient Remainders 23/2 11 1 11/2 5 1 5/2 2 1 2/2 1 0 1/2 0 1 Reading the remainders in reverse order we obtain: 23 10 = 10111 2
More informationBoolean algebra. Examples of these individual laws of Boolean, rules and theorems for Boolean algebra are given in the following table.
The Laws of Boolean Boolean algebra As well as the logic symbols 0 and 1 being used to represent a digital input or output, we can also use them as constants for a permanently Open or Closed circuit or
More informationUNIVERSITI TENAGA NASIONAL. College of Information Technology
UNIVERSITI TENAGA NASIONAL College of Information Technology BACHELOR OF COMPUTER SCIENCE (HONS.) FINAL EXAMINATION SEMESTER 2 2012/2013 DIGITAL SYSTEMS DESIGN (CSNB163) January 2013 Time allowed: 3 hours
More informationBOOLEAN ALGEBRA TRUTH TABLE
BOOLEAN ALGEBRA TRUTH TABLE Truth table is a table which represents all the possible values of logical variables / statements along with all the possible results of the given combinations of values. Eg:
More informationChapter 2. Boolean Algebra and Logic Gates
Chapter 2 Boolean Algebra and Logic Gates Basic Definitions A binary operator defined on a set S of elements is a rule that assigns, to each pair of elements from S, a unique element from S. The most common
More informationSimplification of Boolean Functions. Dept. of CSE, IEM, Kolkata
Simplification of Boolean Functions Dept. of CSE, IEM, Kolkata 1 Simplification of Boolean Functions: An implementation of a Boolean Function requires the use of logic gates. A smaller number of gates,
More informationTotal Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18
University of Waterloo Department of Electrical & Computer Engineering E&CE 223 Digital Circuits and Systems Midterm Examination Instructor: M. Sachdev October 23rd, 2007 Total Time = 90 Minutes, Total
More informationECE 20B, Winter 2003 Introduction to Electrical Engineering, II LECTURE NOTES #2
ECE 20B, Winter 2003 Introduction to Electrical Engineering, II LECTURE NOTES #2 Instructor: Andrew B. Kahng (lecture) Email: abk@ucsd.edu Telephone: 858-822-4884 office, 858-353-0550 cell Office: 3802
More informationCh 2. Combinational Logic. II - Combinational Logic Contemporary Logic Design 1
Ch 2. Combinational Logic II - Combinational Logic Contemporary Logic Design 1 Combinational logic Define The kind of digital system whose output behavior depends only on the current inputs memoryless:
More informationChapter 2: Boolean Algebra and Logic Gates
Chapter 2: Boolean Algebra and Logic Gates Mathematical methods that simplify binary logics or circuits rely primarily on Boolean algebra. Boolean algebra: a set of elements, a set of operators, and a
More informationFundamentals of Computer Systems
Fundamentals of Computer Systems Boolean Logic Stephen A. Edwards Columbia University Summer 2015 Boolean Logic George Boole 1815 1864 Boole s Intuition Behind Boolean Logic Variables X,,... represent
More informationECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering Boolean Algebra Boolean Algebra A Boolean algebra is defined with: A set of
More informationBoolean Algebra & Logic Gates. By : Ali Mustafa
Boolean Algebra & Logic Gates By : Ali Mustafa Digital Logic Gates There are three fundamental logical operations, from which all other functions, no matter how complex, can be derived. These Basic functions
More informationBoolean Algebra and Digital Logic
All modern digital computers are dependent on circuits that implement Boolean functions. We shall discuss two classes of such circuits: Combinational and Sequential. The difference between the two types
More informationChapter 3. Boolean Algebra. (continued)
Chapter 3. Boolean Algebra (continued) Algebraic structure consisting of: set of elements B binary operations {+, -} unary operation {'} Boolean Algebra such that the following axioms hold:. B contains
More informationCS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman
CS 121 Digital Logic Design Chapter 2 Teacher Assistant Hanin Abdulrahman 1 2 Outline 2.2 Basic Definitions 2.3 Axiomatic Definition of Boolean Algebra. 2.4 Basic Theorems and Properties 2.5 Boolean Functions
More informationSlides for Lecture 10
Slides for Lecture 10 ENEL 353: Digital Circuits Fall 2013 Term Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary 30 September, 2013 ENEL 353
More informationChapter 7 Logic Circuits
Chapter 7 Logic Circuits Goal. Advantages of digital technology compared to analog technology. 2. Terminology of Digital Circuits. 3. Convert Numbers between Decimal, Binary and Other forms. 5. Binary
More informationCS/COE0447: Computer Organization and Assembly Language
CS/COE0447: Computer Organization and Assembly Language Logic Design Introduction (Brief?) Appendix B: The Basics of Logic Design Dept. of Computer Science Logic design? Digital hardware is implemented
More informationStandard Expression Forms
ThisLecture will cover the following points: Canonical and Standard Forms MinTerms and MaxTerms Digital Logic Families 24 March 2010 Standard Expression Forms Two standard (canonical) expression forms
More informationChapter 2 Combinational Logic Circuits
Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 2 Circuit Optimization Goal: To obtain the simplest implementation for a given function Optimization is a more formal
More informationLogic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 1 Gate Circuits and Boolean Equations
Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part Gate Circuits and Boolean Equations Charles Kime & Thomas Kaminski 28 Pearson Education, Inc. (Hperlinks are active in
More informationDigital Logic Design. Malik Najmus Siraj
Digital Logic Design Malik Najmus Siraj siraj@case.edu.pkedu LECTURE 4 Today s Agenda Recap 2 s complement Binary Logic Boolean algebra Recap Computer Arithmetic Signed numbers Radix and diminished radix
More informationCOS 140: Foundations of Computer Science
COS 140: Foundations of Computer Science Boolean Algebra Fall 2018 Introduction 3 Problem................................................................. 3 Boolean algebra...........................................................
More informationFundamentals of Computer Systems
Fundamentals of Computer Systems Boolean Logic Stephen A. Edwards Columbia University Fall 2011 Boolean Logic George Boole 1815 1864 Boole s Intuition Behind Boolean Logic Variables x, y,... represent
More informationIf f = ABC + ABC + A B C then f = AB C + A BC + AB C + A BC + A B C
Examples: If f 5 = AB + AB then f 5 = A B + A B = f 10 If f = ABC + ABC + A B C then f = AB C + A BC + AB C + A BC + A B C In terms of a truth table, if f is the sum (OR) of all the minterms with a 1 in
More informationFundamentals of Boolean Algebra
UNIT-II 1 Fundamentals of Boolean Algebra Basic Postulates Postulate 1 (Definition): A Boolean algebra is a closed algebraic system containing a set K of two or more elements and the two operators and
More informationContents. Chapter 2 Digital Circuits Page 1 of 30
Chapter 2 Digital Circuits Page 1 of 30 Contents Contents... 1 2 Digital Circuits... 2 2.1 Binary Numbers... 2 2.2 Binary Switch... 4 2.3 Basic Logic Operators and Logic Expressions... 5 2.4 Truth Tables...
More informationChapter 2 Boolean Algebra and Logic Gates
Chapter 2 Boolean Algebra and Logic Gates The most common postulates used to formulate various algebraic structures are: 1. Closure. N={1,2,3,4 }, for any a,b N we obtain a unique c N by the operation
More informationBoolean Algebra and Logic Gates
Boolean Algebra and Logic Gates ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2017 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines Basic
More informationMinimization techniques
Pune Vidyarthi Griha s COLLEGE OF ENGINEERING, NSIK - 4 Minimization techniques By Prof. nand N. Gharu ssistant Professor Computer Department Combinational Logic Circuits Introduction Standard representation
More informationMODULAR CIRCUITS CHAPTER 7
CHAPTER 7 MODULAR CIRCUITS A modular circuit is a digital circuit that performs a specific function or has certain usage. The modular circuits to be introduced in this chapter are decoders, encoders, multiplexers,
More informationUnit 2 Boolean Algebra
Unit 2 Boolean Algebra 1. Developed by George Boole in 1847 2. Applied to the Design of Switching Circuit by Claude Shannon in 1939 Department of Communication Engineering, NCTU 1 2.1 Basic Operations
More information