DIGITAL ELECTRONICS & it0203 Semester 3

Size: px
Start display at page:

Download "DIGITAL ELECTRONICS & it0203 Semester 3"

Transcription

1 DIGITAL ELECTRONICS & it0203 Semester 3 P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur School of Computing, Department of IT 8/22/2011 1

2 Disclaimer The contents of the slides are solely for the purpose of teaching students at SRM University. All copyrights and Trademarks of organizations/persons apply even if not specified explicitly. School of Computing, Department of IT 8/22/2011 2

3 3 UNIT 2 SIMPLIFICATION OF BOOLEAN ALGEBRA

4 The Consensus Theorem 4 Z Y YZ Z Y ' ' + = + + Z Y Y Z Z Y YZ Z YZ Y YZ Z Y YZ Z Y ' ) (1 ' ) (1 ) ' ' ( ) ( ') ( ' ' + = = = = + + ' ' ' ' ' ' ' bc ac a b ab b c bc ac b a + + = ) ' )( ( ) )( ' )( ( Z Y Z Y Z Y + + = ') ')( ( ') ')( ')( ( d c b c b a d c b d b a c b a = Consensus Theorem Proof Example: consensus consensus Dual form of consensus theorem Example:

5 The Consensus Theorem Example: eliminate BCD A ' C' D + A' BD + BCD + ABC + ACD' Example: eliminate A BD, ABC A ' C' D + A' BD + BCD + ABC + ACD' Example: Reducing an expression by adding a term and eliminate. F = ABCD + B' CDE + A' B' + BCE' F = ABCD + B' CDE + A' B' + BCE' + ACDE Final expression F = A' B' + BCE' + ACDE Consensus Term added 5

6 Algebraic Simplification of Switching Expressions 1. Combining terms Example: Y + Y ' = abc ' d' + abcd' = abd' [ = abd', Y = c] Adding terms using + = ab ' c + abc + a' bc = ab' c + abc + abc + a' bc = ac + bc Example: ( a + bc)( d [ = d + e', Y + e') + a'( b' + c')( d = a + bc, Y ' = + e') = d a'( b' + c')] + e' 2. Eliminating terms + Y = a ' b + a' bc = a' b [ = a' b] ' bc' + bcd + a' bd = a' bc' bcd [ = c, Y = bd, Z = a' b] Example: a + 6

7 Algebraic Simplification of Switching Expressions 3. Eliminating literals + ' Y = + Y Example: adding xy to x, etc ) Example: W Y A' B + A' B' C' D' + ABCD' = A'( B + B' C' D') + ABCD' = A'( B + C' D') + ABCD' = B( A' + ACD') + A' C' D' = B( A' + CD') + A' C' D' = A' B + BCD' + A' C' D' 4. Adding redundant terms (Adding xx, multiplying (x+x ), adding yz to xy+x z, + (add WZ by consensus theorem) + ' Z' + WY ' Z' = W + Y + ' Z' + WY ' Z' + WZ' = W + Y + ' Z' + WZ' = W + Y + ' Z' (eliminate WY Z ) (eliminate WZ ) (3 27) 7

8 Proving Validity of an Equation Proving an equation valid 1. Construct a truth table and evaluate both sides tedious, not elegant method 2. Manipulate one side by applying theorems until it is the same as the other side 3. Reduce both sides of the equation independently 4. Apply same operation in both sides ( complement both sides, add 1 or 0 ) 8

9 Proving Validity of an Equation Prove : A' BD' + BCD + ABC' + AB' D = BC' D' + AD + A' BC = A ' BD' + BCD + ABC' + AB' D + BC' D' + A' BC + ABD (add consensus of A BD and ABC ) (add consensus of A BD and BCD) (add consensus of BCD and ABC ) = AD + A' BD' + BCD + ABC' + BC' D' + A' BC = BC' D' + AD + A' BC (eliminate consensus of BC D and AD) (eliminate consensus of AD and A BC) (eliminate consensus of BC D and A BC) 9

10 Proving Validity of an Equation Some of Boolean Algebra are not true for ordinary algebra Example: If x + y = x + z, then y = z True in ordinary algebra 1+ 0 = 1+ 1but 0 1 Not True in Boolean algebra Example: If xy = xz, then y = z True in ordinary algebra Not True in Boolean algebra Example: If y = z, then x + y = x + z True in ordinary algebra If y = z, then xy = xz True in Boolean algebra 10

11 COMBINATIONAL LOGIC One or more digital signal inputs One or more digital signal outputs Outputs are only functions of current input values (ideal) plus logic propagation delays I 1 Combinational O 1 I m Logic O n 11

12 COMBINATIONAL LOGIC Combinational logic has no memory. Outputs are only function of current input combination Nothing is known about past events Repeating a sequence of inputs always gives the same output sequence Sequential logic (covered later) does have memory Repeating a sequence of inputs can result in an entirely different output sequence 12

13 COMBINATIONAL LOGIC Three main steps in designing a singleoutputcombinational switching network: 1. Find a switching function which specifies the desired behavior of the network. 2. Simplify the algebraic expression for the function. 3. Realize the function using available logic elements (gates). 13

14 COMBINATIONAL LOGIC EAMPLE Sentence Representation Z= The alarm will ring iff A= the alarm switch is on and B = the door is not closed or C= it is after 6 pm and D = the window is not closed. Equation Representation Z = AB + CD Schematic Representation B D A C Z 14

15 DESIGN USING TRUTH TABLE Example: ABC represents a 3 bit binary number e.g. 011 = 3, 101 = 5 Output F is 1 if ABC >= 011 and is 0 if ABC < 011 A B C F The 1 s represent F(A,B,C). The 0 s represent F (A,B,C) 15

16 EAMPLE Cont d: TRUTH TABLE TO SOP FORM Can write SOP form of equation directly from truth table. A B C F F(A,B,C) = A BC + AB C + AB C + ABC + ABC = A BC + AB + AB = A BC + A = A + BC A BC AB C AB C ABC ABC B C A F Note that each term in F has ALL variables present. If a product term has ALL variables present, it is a MINTERM. 16

17 TRUTH TABLE TO POS FORM To get POS form of F, write SOP form of F, then use DeMorgan s Law. A B C F A B C A B C A BC F (A,B,C) = A B C + A B C + A BC Take complement of both sides: (F (A,B,C)) = (A B C + A B C + A BC ) Apply DeMorgan s Law to right side. Left side is (F ) = F. F(A,B,C) = (A B C ) (A B C) (A BC ) Apply DeMorgan s Law to each term F(A,B,C) = (A+B+C)(A+B+C )(A+B +C) which is in POS Form. 17

18 MINTERMS, MATERMS We saw that: F(A,B,C) = A BC + AB C + AB C + ABC + ABC + ABC SOP form. If a product term has all variables present (each occurring exactly once, in complemented or uncomplemented form, but not both), it is a MINTERM. F(A,B,C) = (A+B+C) (A+B+C )(A+B +C) POS form. If a sum term has all variables present (each occurring exactly once, in complemented or uncomplemented form, but not both), it is a MATERM. All Boolean functions can be written in terms of either Minterms or Maxterms. 18

19 MINTERM, MATERM NOTATION Each line in a truth table represents both a Minterm and a Maxterm. Row No. A B C Minterms Maxterms A B C = m 0 A+B+C = M A B C = m 1 A+B+C = M A B C = m 2 A+B +C = M A B C = m 3 A+B +C = M A B C = m 4 A +B+C = M A B C = m 5 A +B+C = M A B C = m A B C = m 7 A +B +C = M 6 A +B +C = M 7 19

20 USING MINTERMS, MATERMS A boolean function can be written in terms of Minterm or Maxterm notation as a shorthand method of specifying the function. F(A,B,C) = A BC + AB C + AB C + ABC + ABC + ABC = m 3 + m 4 + m 5 + m 6 + m 7 = Σ m(3,4,5,6,7) F(A,B,C) = (A+B+C) (A+B+C )(A+B +C) = M 0 M 1 M 2 = M(0,1,2) Minterms correspond to 1 s of F, Maxterms correspond to 0 s of F in truth table. 20

21 FROM MINTERMS TO TRUTH TABLE Minterms correspond to 1 s in Truth table F(A,B,C) = Σ m(1,2,6) = m 1 + m 2 + m 6 = A B C + A BC + ABC m 1 m 2 m 6 A B C F

22 FROM MINTERMS TO MATERMS TO TRUTH TABLE To go from Minterms to Maxterms, list the numbers that belong to F (with 3 variables, minterm/maxterm numbers range from 0 to 7) F(A,B,C) = Σ m(1,2,6) = M(0,3,4,5,7) = (A+B+C)(A+B +C )(A +B+C) (A +B+C )(A +B +C ) M 0 M 3 M 4 M 5 M 7 Maxterms correspond to 0 s in Truth table A B C F

23 CONVERSION OF FORMS SUMMARY Sum of Minterms to Product of Maxterms Rewrite minterm shorthand using maxterm shorthand. Replace minterm indices with indices not already used. e.g: F(A,B,C) = m(3,4,5,6,7) = M(0,1,2) Product of Maxterms to Sum of Minterms Rewrite maxterm shorthand using minterm shorthand. Replace maxterm indices with indices not already used. e.g: F(A,B,C) = M(0,3,5,6) = m(1,2,4,7) 23

24 CONVERSION OF FORMS FUNCTION AND DUAL Sum of Minterms of F to Sum of Minterms of F In minterm shorthand form, list the indices not already used in F. e.g: F(A,B,C) = m(3,4,5,6,7) F (A,B,C) = m(0,1,2) Product of Maxterms of F to Prod of Maxterms of F In maxterm shorthand form, list the indices not already used in F. e.g: F(A,B,C) = M(0,1,2) F (A,B,C) = M(3,4,5,6,7) 24

25 CONVERSION OF FORMS FUNCTION AND DUAL Sum of Minterms of F to Product of Maxterms of F Rewrite in maxterm shorthand form, using the same indices as in F. e.g: F(A,B,C) = m(3,4,5,6,7) F (A,B,C) = M(3,4,5,6,7) Product of Maxterms of F to Sum of Minterms of F Rewrite in minterm shorthand form, using the same indices as in F. e.g: F(A,B,C) = M(0,1,2) F (A,B,C) = m(0,1,2) 25

26 EAMPLES F(A,B,C,D) = Σ m(0) (minterm form) = A B C D (SOP form) = M(1,2,3,4,5,6,7,8,9,10,11,12,13,14,15) (maxterm form) (POS form too long to write..) F(A,B) = Σ m(1,2) (minterm form) = A B + AB (SOP form) = M(0,3) (maxterm form) = (A+B)(A +B ) (POS form) 26

27 MINTERM EPANSION A minterm must have every variable present. If a boolean product term does not have every variable present, then it can be expanded to its minterm representation. F(A,B,C) = AB + C neither AB, or C are minterms To expand AB to minterms, use the relation: AB = AB(C+ C ) = ABC + ABC To expand C to minterms, do: C = C(A+A ) = AC+ A C = AC(B+B ) + A C(B+B ) = ABC + AB C + A BC + A B C F = AB +C = A B C + A BC + AB C + ABC + ABC F(A,B,C) = Σ m(1,3,5,6,7) 27

28 MATERM EPANSION A maxterm must have every variable present. If a boolean sum term does not have every variable present, then it can be expanded to its maxterm representation. F(A,B,C) = (A+B) (C) neither (A+B), or C are maxterms To expand (A+B) to maxterms, use the relation: (A+B) = (A+B+C C) = (A+B+C )(A+B+C) To expand C to maxterms, do: C = C+A A = (A +C)(A+C) = (A +C +BB )(A+C+BB ) = (A +B +C)(A +B+C)(A+B +C)(A+B+C) F = (A+B)(C) = (A+B+C)(A+B+C )(A+B +C)(A +B+C)(A +B +C) F(A,B,C) = Π M(0,1,2,4,6) 28

29 Karnaugh Maps (K map) A K map is a collection of squares Each square represents a minterm The collection of squares is a graphical representation of a Boolean function Adjacent squares differ in the value of one variable Alternative algebraic expressions for the same function are derived by recognizing patterns of squares The K map can be viewed as A reorganized version of the truth table A topologically warped Venn diagram as used to visualize sets in algebra of sets 29

30 Some Uses of K Maps Provide a means for: Finding optimum or near optimum SOP and POS standard forms, and two level AND/OR and OR/AND circuit implementations for functions with small numbers of variables Visualizing concepts related to manipulating Boolean expressions, and Demonstrating concepts used by computeraided design programs to simplify large circuits 30

31 Two Variable Maps A 2 variable Karnaugh Map: Note that minterm m0 and minterm m1 are adjacent and differ in the value of the variable y Similarly, minterm m0 and y = 0 y = 1 x = 0 m 0 = m 1 = minterm m2 differ in the x variable. Also, m1 and m3 differ in the x variable as well. Finally, m2 and m3 differ in the value of the variable y x x = 1 m 2 = m 3 = x y y x x y y 31

32 K Map and Truth Tables The K Map is just a different form of the truth table. Example Two variable function: We choose a,b,c and d from the set {0,1} to implement a particular function, F(x,y). Function Table Input Values (x,y) Function Value F(x,y) 0 0 a 0 1 b 1 0 c 1 1 d K Map y = 0 y = 1 x = 0 a b x = 1 c d 32

33 K Map Function Representation Example: F(x,y) = x F = x y = 0 y = 1 x = x = For function F(x,y), the two adjacent cells containing 1 s can be combined using the Minimization Theorem: F ( x, y ) = x y + x y = x 33

34 K Map Function Representation Example: G(x,y) = x + y G = x+y y = 0 y = 1 x = x = For G(x,y), two pairs of adjacent cells containing 1 s can be combined using the Minimization Theorem: ( ) ( ) x y + x y + xy + x y = x y G ( x, y ) = + Duplicate xy 34

35 Three Variable Maps A three variable K map: yz=00 yz=01 yz=11 yz=10 x=0 m 0 m 1 m 3 m 2 x=1 m 4 m 5 m 7 m 6 Where each minterm corresponds to the product terms: x=0 x=1 yz=00 yz=01 yz=11 yz=10 x x y y z z Note that if the binary value for an index differs in one bit position, the minterms are adjacent on the K Map x x y y z z x x y y z z x x y y z z 35

36 Alternative Map Labeling Map use largely involves: Entering values into the map, and Reading off product terms from the map. Alternate labelings are useful: x x z y z y z x y z x 0 1 z y

37 Example Functions By convention, we represent the minterms of F by a "1" in the map and leave the minterms of blank F Example: Example: F(x, y, z) = Σ G(a, b,c) = Σ Learn the locations of the 8 indices based on the variable order shown (x, most significant and z, least significant) on the map boundaries m m (2,3,4,5) (3,4,6,7) x y x z y z 37

38 Combining Squares By combining squares, we reduce number of literals in a product term, reducing the literal cost, thereby reducing the other two cost criteria On a 3 variable K Map: One square represents a minterm with three variables Two adjacent squares represent a product term with two variables Four adjacent terms represent a product term with one variable Eight adjacent terms is the function of all ones (no variables) = 1. 38

39 Example: Combining Squares Example: Let F = Σm(2,3,6,7) x Applying the Minimization Theorem three times: y z F (x, y, z) = x y z + x y z + x y z + = yz + yz = y Thus the four terms that form a 2 2 square correspond to the term "y". x y z 39

40 Three Variable Maps Reduced literal product terms for SOP standard forms correspond to rectangles on K maps containing cell counts that are powers of 2. Rectangles of 2 cells represent 2 adjacent minterms; of 4 cells represent 4 minterms that form a pairwise adjacent ring. Rectangles can contain non adjacent cells as illustrated by the pairwise adjacent ring above. 40

41 Three Variable Maps Topological warps of 3 variable K maps that show all adjacencies: Venn Diagram Cylinder 0 Y Z 41

42 Three Variable Maps Example Shapes of 2 cell Rectangles: y x z Read off the product terms for the rectangles shown 42

43 Three Variable Maps Example Shapes of 4 cell Rectangles: y x z Read off the product terms for the rectangles shown 43

44 Three Variable Maps K Maps can be used to simplify Boolean functions by systematic methods. Terms are selected to cover the 1s in the map. Example: Simplify F(x, y, z) = Σm(1,2,3,5,7) z y x y x z 1 F(x, y, z) = z + x y 44

45 Three Variable Map Simplification Use a K map to find an optimum SOP equation for F(, Y, Z) = Σ m (0,1,2,4,6,7) 45

46 Four Variable Maps Map and location of minterms: Y Variable Order W Z 46

47 Four Variable Terms Four variable maps can have rectangles corresponding to: Asingle 1 = 4 variables, (i.e. Minterm) Two 1s = 3 variables, Four 1s = 2 variables Eight 1s = 1 variable, Sixteen 1s = zero variables (i.e. Constant "1") 47

48 Four Variable Maps Example Shapes of Rectangles: Y W Z 48

49 Four Variable Maps Example Shapes of Rectangles: Y W Z 49

50 Four Variable Map Simplification F(W,, Y, Z) = Σ m (0, 2,4,5,6,7,8,10,13,15) 50

51 Four Variable Map Simplification F(W,, Y, Z) = Σ m (3,4,5,7,9,13,14,15) 51

52 Systematic Simplification A Prime Implicant is a product term obtained by combining the maximum possible number of adjacent squares in the map into a rectangle with the number of squares a power of 2. A prime implicant is called an Essential Prime Implicant if it is the only prime implicant that covers (includes) one or more minterms. Prime Implicants and Essential Prime Implicants can be determined by inspection of a K Map. A set of prime implicants "covers all minterms" if, for each minterm of the function, at least one prime implicant in the set of prime implicants includes the minterm. 52

53 Example of Prime Implicants Find ALL Prime Implicants B D CD C ESSENTIAL Prime Implicants C B D BD A A B B BD A B AD D B C Minterms covered by single prime implicant D 53

54 Prime Implicant Practice Find all prime implicants for: F(A, B,C, D) = Σ m (0,2,3,8,9,10,11,12,13,14,15) 54

55 Another Example Find all prime implicants for: G(A, B,C, D) = Σ m (0,2,3,4,7,12,13,14,15) Hint: There are seven prime implicants! 55

56 Five Variable or More K Maps For five variable problems, we use two adjacent K maps. It becomes harder to visualize adjacent minterms for selecting PIs. You can extend the problem to six variables by using four K Maps. V = 0 Y V = 1 Y W W Z Z 56

57 Don't Cares in K Maps Sometimes a function table or map contains entries for which it is known: the input values for the minterm will never occur, or The output value for the minterm is not used In these cases, the output value need not be defined Instead, the output value is defined as a don't care By placing don't cares ( an x entry) in the function table or map, the cost of the logic circuit may be lowered. Example 1: A logic function having the binary codes for the BCD digits as its inputs. Only the codes for 0 through 9 are used. The six codes, 1010 through 1111 never occur, so the output values for these codes are x to represent don t cares. 57

58 Don't Cares in K Maps Example 2: A circuit that represents a very common situation that occurs in computer design has two distinct sets of input variables: A, B, and C which take on all possible combinations, and Y which takes on values 0 or 1. and a single output Z. The circuit that receives the output Z observes it only for (A,B,C) = (1,1,1) and otherwise ignores it. Thus, Z is specified only for the combinations (A,B,C,Y) = 1110 and For these two combinations, Z = Y. For all of the 14 remaining input combinations, Z is a don t care. Ultimately, each x entry may take on either a 0 or 1 value in resulting solutions For example, an x may take on value 0 in an SOP solution and value 1 in a POS solution, or vice versa. Any minterm with value x need not be covered by a prime implicant. 58

59 Example: BCD 5 or More w 1 The map below gives a function F1(w,x,y,z) which is defined as "5 or more" over BCD inputs. With the don't cares used for the 6 non BCD combinations: z 1 y 1 x F1 (w,x,y,z) = w + x z + x y G = 7 This is much lower in cost than F2 where the don't cares were treated as "0s." G = 12 For x, this y, z) particular = w x z function, + w x y cost w xg yfor the POS solution for F 1 (w,x,y,z) is not changed by using the don't cares. F 2 (w, + 59

60 Product of Sums Example Find the optimum POS solution: F(A, B,C, D) = Σm (3,9,11,12,13,14,15) + Σd (1,4,6) F Hint: Use and complement it to get the result. 60

61 Optimization Algorithm Find all prime implicants. Include all essential prime implicants in the solution Select a minimum cost set of non essential prime implicants to cover all minterms not yet covered: Obtaining an optimum solution: See Reading Supplement More on Optimization Obtaining a good simplified solution: Use the Selection Rule 61

62 Prime Implicant Selection Rule Minimize the overlap among prime implicants as much as possible. In particular, in the final solution, make sure that each prime implicant selected includes at least one minterm not included in any other prime implicant selected. 62

63 Selection Rule Example Simplify F(A, B, C, D) given on the K map. C Selected Essential C A B A B D Minterms covered by essential prime implicants D 63

64 Selection Rule Example with Don't Cares Simplify F(A, B, C, D) given on the K map. C Selected Essential C 1 x 1 x A 1 x x 1 x 1 1 x B x A 1 x 1 x 1 1 x B D Minterms covered by essential prime implicants D 64

65 Quine McCluskey (Tabular) Minimization Two step process utilizing tabular listings to: Identify prime implicants (implicant tables) Identify minimal cover (cover tables) All work is done in tabular form Number of variables is not a limitation Basis for many computer implementations Proper organization and term identification are key factors for correct results 65

66 Quine McCluskey Minimization (cont.) Terms are initially listed one per line in groups Each group contains terms with the same number of true and complemented variables Terms are listed in numerical order within group Terms and implicants are identified using one of three common notations full variable form cellular form 1,0, form 66

67 Notation Forms Full variable form variables and complements in algebraic form hard to identify when adjacency applies very easy to make mistakes Cellular form terms are identified by their decimal index value Easy to tell when adjacency applies; indexes must differ by power of two (one bit) Implicants identified by term nos. separated by comma; differing bit pos. in () following terms 67

68 Notation Forms (cont.) 1,0, form terms are identified by their binary index value Easier to translate to/from full variable form Easy to identify when adjacency applies, one bit is different shows variable(s) dropped when adjacency is used Different forms may be mixed during the minimization 68

69 Example of Different Notations F(A, B, C, D) = Σ m(4,5,6,8,10,13) Full variable Cellular 1,0, 1 ABCD ABCD ABCD ABCD ABCD ABCD

70 Implication Table Quine McCluskey Method Tabular method to systematically find all prime implicants ƒ(a,b,c,d) = Σ m(4,5,6,8,9, 10,13) + Σ d(0,7,15) Part 1: Find all prime implicants Step 1: Fill Column 1 with active set and DC set minterm indices. Group by number of true variables. Column I Implication Table 1111 NOTE: DCs are included in this step! 70

71 Minimization First Pass Quine McCluskey Method Tabular method to systematically find all prime implicants ƒ(a,b,c,d) = Σ m(4,5,6,8,9,10,13) + Σ d(0,7,15) Part 1: Find all prime implicants Step 2: Apply Adjacency Compare elements of group with N 1's against those with N+1 1's. One bit difference implies adjacent. Eliminate variable and place in next column. E.g., 0000 vs yields vs yields 000 When used in a combination, mark with a check. If cannot be combined, mark with a star. These are the prime implicants. Repeat until nothing left. Column I Implication Table Column II

72 Minimization Second Pass Quine McCluskey Method Step 2 cont.: Apply Adjacency Compare elements of group with N 1's against those with N+1 1's. One bit difference implies adjacent. Eliminate variable and place in next column. E.g., 0000 vs yields vs yields 000 When used in a combination, mark with a check. If cannot be combined, mark with a star. These are the prime implicants. Repeat until nothing left. Column I Implication Table Column II 0-00 * -000 * * 10-0 * * Column III 01-- * -1-1 *

73 Prime Implicants AB CD A 10 C B D Prime Implicants: 0-00 = = A C D A B C = 10-0 = B C D A B D 1-01= A C D - 1-1= B D = A B 73

74 Prime Implicants (cont.) Prime Implicants: AB CD C 10 A B D 0-00 = = A C D A B C = 10-0 = B C D A B D 1-01= A C D - 1-1= B D = A B Stage 2: find smallest set of prime implicants that cover the active-set recall that essential prime implicants must be in final expression 74

75 Coverage Table Coverage Chart 0,4(0-00) ,8(-000) 8,9(100-) 8,10(10-0) 9,13(1-01) 4,5,6,7(01--) 5,7,13,15(-1-1) rows = prime implicants columns = ON-set elements place an "" if ON-set element is covered by the prime implicant Note: Don t include DCs in coverage table; they don t have covered by the final logic expression! 75

76 Coverage Table (cont.) Coverage Chart 0,4(0-00) ,4(0-00) ,8(-000) 0,8(-000) 8,9(100-) 8,9(100-) 8,10(10-0) 8,10(10-0) 9,13(1-01) 9,13(1-01) 4,5,6,7(01--) 4,5,6,7(01--) 5,7,13,15(-1-1) 5,7,13,15(-1-1) rows = prime implicants columns = ON-set elements place an "" if ON-set element is covered by the prime implicant If column has a single, than the implicant associated with the row is essential. It must appear in minimum cover 76

77 Coverage Table (cont.) 0,4(0-00) ,8(-000) 8,9(100-) 8,10(10-0) 9,13(1-01) 4,5,6,7(01--) 5,7,13,15(-1-1) Eliminate all columns covered by essential primes 77

78 Coverage Table (cont.) 0,4(0-00) ,4(0-00) ,8(\000) 0,8(\000) 8,9(100-) 8,9(100-) 8,10(10-0) 8,10(10-0) 9,13(1-01) 9,13(1-01) 4,5,6,7(01--) 5,7,13,15(-1-1) 4,5,6,7(01--) 5,7,13,15(-1-1) Eliminate all columns covered by essential primes Find minimum set of rows that cover the remaining columns F = ABD + ACD + AB 78

79 bibliography Charles H. Roth Jr., Fundamentals of logic design, Thomson Asia,5th edition 2004 (CH1,CH2,CH3,CH4,CH5,CH6,CH7,CH9,CH1 1,CH12) M. Morris Mano, Digital Logic and Computer Design, Prentice Hall of India Floyd, Digital Fundamentals, Universal Book Stall, 3rd Edition,1986 Morris Mano, Digital Design, Prentice Hall of India, 2nd Edition 1991 Bigell & Donovan, Digital Electronics, Thomson Asia Pvt. Ltd., 4th Edition School of Computing, Department of IT 8/22/

80 Review questions 1. State consensus theorem. 2. Define minterm 3. What are the merits and demerits of map method? 4. What is the use of including don t care term in K map? 5. In what way Quine Mc cluskey method is advantages over K map? 6. Minimize in SOP form using k map? F (A, B, C)=A B C +A BC +A BC School of Computing, Department of IT 8/22/

81 Review questions 7. Express the following function in canonical form f=a C+B C +AB 8. Represent the following sentences by a Boolean equation: The product of A & B is negative iff A is negative and B is positive or A is positive and B is negative. School of Computing, Department of IT 8/22/

Chapter 2 Combinational Logic Circuits

Chapter 2 Combinational Logic Circuits Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 2 Circuit Optimization Goal: To obtain the simplest implementation for a given function Optimization is a more formal

More information

Chapter 2 Combinational Logic Circuits

Chapter 2 Combinational Logic Circuits Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 2 Circuit Optimization Charles Kime & Thomas Kaminski 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active

More information

UNIT 5 KARNAUGH MAPS Spring 2011

UNIT 5 KARNAUGH MAPS Spring 2011 UNIT 5 KRNUGH MPS Spring 2 Karnaugh Maps 2 Contents Minimum forms of switching functions Two- and three-variable Four-variable Determination of minimum expressions using essential prime implicants Five-variable

More information

CHAPTER III BOOLEAN ALGEBRA

CHAPTER III BOOLEAN ALGEBRA CHAPTER III- CHAPTER III CHAPTER III R.M. Dansereau; v.. CHAPTER III-2 BOOLEAN VALUES INTRODUCTION BOOLEAN VALUES Boolean algebra is a form of algebra that deals with single digit binary values and variables.

More information

UNIT 4 MINTERM AND MAXTERM EXPANSIONS

UNIT 4 MINTERM AND MAXTERM EXPANSIONS UNIT 4 MINTERM AND MAXTERM EXPANSIONS Spring 2 Minterm and Maxterm Expansions 2 Contents Conversion of English sentences to Boolean equations Combinational logic design using a truth table Minterm and

More information

CHAPTER III BOOLEAN ALGEBRA

CHAPTER III BOOLEAN ALGEBRA CHAPTER III- CHAPTER III CHAPTER III R.M. Dansereau; v.. CHAPTER III-2 BOOLEAN VALUES INTRODUCTION BOOLEAN VALUES Boolean algebra is a form of algebra that deals with single digit binary values and variables.

More information

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 2 Circuit Optimization

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 2 Circuit Optimization Logic and omputer Design Fundamentals hapter 2 ombinational Logic ircuits Part 2 ircuit Optimization harles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode)

More information

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps EE210: Switching Systems Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps Prof. YingLi Tian Feb. 21/26, 2019 Department of Electrical Engineering The City College of New York

More information

Chapter 2 Boolean Algebra and Logic Gates

Chapter 2 Boolean Algebra and Logic Gates Ch1: Digital Systems and Binary Numbers Ch2: Ch3: Gate-Level Minimization Ch4: Combinational Logic Ch5: Synchronous Sequential Logic Ch6: Registers and Counters Switching Theory & Logic Design Prof. Adnan

More information

Week-I. Combinational Logic & Circuits

Week-I. Combinational Logic & Circuits Week-I Combinational Logic & Circuits Overview Binary logic operations and gates Switching algebra Algebraic Minimization Standard forms Karnaugh Map Minimization Other logic operators IC families and

More information

Digital Logic Design. Combinational Logic

Digital Logic Design. Combinational Logic Digital Logic Design Combinational Logic Minterms A product term is a term where literals are ANDed. Example: x y, xz, xyz, A minterm is a product term in which all variables appear exactly once, in normal

More information

Chapter 2 Combinational Logic Circuits

Chapter 2 Combinational Logic Circuits Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 1 Gate Circuits and Boolean Equations Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active

More information

The Karnaugh Map COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

The Karnaugh Map COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals The Karnaugh Map COE 202 Digital Logic Design Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals Presentation Outline Boolean Function Minimization The Karnaugh Map (K-Map) Two, Three,

More information

ELC224C. Karnaugh Maps

ELC224C. Karnaugh Maps KARNAUGH MAPS Function Simplification Algebraic Simplification Half Adder Introduction to K-maps How to use K-maps Converting to Minterms Form Prime Implicants and Essential Prime Implicants Example on

More information

ENG2410 Digital Design Combinational Logic Circuits

ENG2410 Digital Design Combinational Logic Circuits ENG240 Digital Design Combinational Logic Circuits Fall 207 S. Areibi School of Engineering University of Guelph Binary variables Binary Logic Can be 0 or (T or F, low or high) Variables named with single

More information

Karnaugh Maps Objectives

Karnaugh Maps Objectives Karnaugh Maps Objectives For Karnaugh Maps of up to 5 variables Plot a function from algebraic, minterm or maxterm form Obtain minimum Sum of Products and Product of Sums Understand the relationship between

More information

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University Original Source: Aby K George, ECE Department, Wayne State University Contents The Map method Two variable

More information

CHAPTER 5 KARNAUGH MAPS

CHAPTER 5 KARNAUGH MAPS CHAPTER 5 1/36 KARNAUGH MAPS This chapter in the book includes: Objectives Study Guide 5.1 Minimum Forms of Switching Functions 5.2 Two- and Three-Variable Karnaugh Maps 5.3 Four-Variable Karnaugh Maps

More information

Chap 2. Combinational Logic Circuits

Chap 2. Combinational Logic Circuits Overview 2 Chap 2. Combinational Logic Circuits Spring 24 Part Gate Circuits and Boolean Equations Binary Logic and Gates Boolean Algebra Standard Forms Part 2 Circuit Optimization Two-Level Optimization

More information

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions EE210: Switching Systems Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions Prof. YingLi Tian Feb. 15, 2018 Department of Electrical Engineering The City College of New York The

More information

Quine-McCluskey (Tabular) Minimization

Quine-McCluskey (Tabular) Minimization Quine-McCluskey (Tabular) Minimization Two step process utilizing tabular listings to: Identify prime implicants (implicant tables) Identify minimal PI set (cover tables) All work is done in tabular form

More information

Advanced Digital Design with the Verilog HDL, Second Edition Michael D. Ciletti Prentice Hall, Pearson Education, 2011

Advanced Digital Design with the Verilog HDL, Second Edition Michael D. Ciletti Prentice Hall, Pearson Education, 2011 Problem 2-1 Recall that a minterm is a cube in which every variable appears. A Boolean expression in SOP form is canonical if every cube in the expression has a unique representation in which all of the

More information

Unit 2 Session - 6 Combinational Logic Circuits

Unit 2 Session - 6 Combinational Logic Circuits Objectives Unit 2 Session - 6 Combinational Logic Circuits Draw 3- variable and 4- variable Karnaugh maps and use them to simplify Boolean expressions Understand don t Care Conditions Use the Product-of-Sums

More information

Number System conversions

Number System conversions Number System conversions Number Systems The system used to count discrete units is called number system. There are four systems of arithmetic which are often used in digital electronics. Decimal Number

More information

This form sometimes used in logic circuit, example:

This form sometimes used in logic circuit, example: Objectives: 1. Deriving of logical expression form truth tables. 2. Logical expression simplification methods: a. Algebraic manipulation. b. Karnaugh map (k-map). 1. Deriving of logical expression from

More information

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms Review EECS 150 - Components and Design Techniques for Digital Systems Lec 06 Minimizing Boolean Logic 9/16-04 David Culler Electrical Engineering and Computer Sciences University of California, Berkeley

More information

Boolean Algebra and Logic Design (Class 2.2 1/24/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE

Boolean Algebra and Logic Design (Class 2.2 1/24/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE Boolean Algebra and Logic Design (Class 2.2 1/24/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE Today s Topics Boolean algebra applications in logic

More information

Optimizations and Tradeoffs. Combinational Logic Optimization

Optimizations and Tradeoffs. Combinational Logic Optimization Optimizations and Tradeoffs Combinational Logic Optimization Optimization & Tradeoffs Up to this point, we haven t really considered how to optimize our designs. Optimization is the process of transforming

More information

MC9211 Computer Organization

MC9211 Computer Organization MC92 Computer Organization Unit : Digital Fundamentals Lesson2 : Boolean Algebra and Simplification (KSB) (MCA) (29-2/ODD) (29 - / A&B) Coverage Lesson2 Introduces the basic postulates of Boolean Algebra

More information

CHAPTER 3 BOOLEAN ALGEBRA

CHAPTER 3 BOOLEAN ALGEBRA CHAPTER 3 BOOLEAN ALGEBRA (continued) This chapter in the book includes: Objectives Study Guide 3.1 Multiplying Out and Factoring Expressions 3.2 Exclusive-OR and Equivalence Operations 3.3 The Consensus

More information

Digital Circuit And Logic Design I. Lecture 4

Digital Circuit And Logic Design I. Lecture 4 Digital Circuit And Logic Design I Lecture 4 Outline Combinational Logic Design Principles (2) 1. Combinational-circuit minimization 2. Karnaugh maps 3. Quine-McCluskey procedure Panupong Sornkhom, 2005/2

More information

ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN ELCT2: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 2 Following the slides of Dr. Ahmed H. Madian ذو الحجة 438 ه Winter

More information

Combinational Logic Circuits Part II -Theoretical Foundations

Combinational Logic Circuits Part II -Theoretical Foundations Combinational Logic Circuits Part II -Theoretical Foundations Overview Boolean Algebra Basic Logic Operations Basic Identities Basic Principles, Properties, and Theorems Boolean Function and Representations

More information

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive March 30, 2010 John Wawrzynek Spring 2010 EECS150 - Lec19-cl1 Page 1 Boolean Algebra I (Representations of Combinational

More information

Introduction to Digital Logic Missouri S&T University CPE 2210 Karnaugh Maps

Introduction to Digital Logic Missouri S&T University CPE 2210 Karnaugh Maps Introduction to Digital Logic Missouri S&T University CPE 2210 Karnaugh Maps Egemen K. Çetinkaya Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and Technology

More information

Midterm1 Review. Jan 24 Armita

Midterm1 Review. Jan 24 Armita Midterm1 Review Jan 24 Armita Outline Boolean Algebra Axioms closure, Identity elements, complements, commutativity, distributivity theorems Associativity, Duality, De Morgan, Consensus theorem Shannon

More information

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev E&CE 223 Digital Circuits & Systems Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev 4 of 92 Section 2: Boolean Algebra & Logic Gates Major topics Boolean algebra NAND & NOR gates Boolean

More information

UNIT 3 BOOLEAN ALGEBRA (CONT D)

UNIT 3 BOOLEAN ALGEBRA (CONT D) UNIT 3 BOOLEAN ALGEBRA (CONT D) Spring 2011 Boolean Algebra (cont d) 2 Contents Multiplying out and factoring expressions Exclusive-OR and Exclusive-NOR operations The consensus theorem Summary of algebraic

More information

Gate-Level Minimization

Gate-Level Minimization Gate-Level Minimization Dr. Bassem A. Abdullah Computer and Systems Department Lectures Prepared by Dr.Mona Safar, Edited and Lectured by Dr.Bassem A. Abdullah Outline 1. The Map Method 2. Four-variable

More information

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates Digital Circuits & Systems Lecture Transparencies (Boolean lgebra & Logic Gates) M. Sachdev 4 of 92 Section 2: Boolean lgebra & Logic Gates Major topics Boolean algebra NND & NOR gates Boolean algebra

More information

Contents. Chapter 3 Combinational Circuits Page 1 of 36

Contents. Chapter 3 Combinational Circuits Page 1 of 36 Chapter 3 Combinational Circuits Page of 36 Contents Combinational Circuits...2 3. Analysis of Combinational Circuits...3 3.. Using a Truth Table...3 3..2 Using a Boolean Function...6 3.2 Synthesis of

More information

Chapter 3. Boolean Algebra. (continued)

Chapter 3. Boolean Algebra. (continued) Chapter 3. Boolean Algebra (continued) Algebraic structure consisting of: set of elements B binary operations {+, -} unary operation {'} Boolean Algebra such that the following axioms hold:. B contains

More information

Chapter 2 Combinational Logic Circuits

Chapter 2 Combinational Logic Circuits Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 1 Gate Circuits and Boolean Equations Chapter 2 - Part 1 2 Chapter 2 - Part 1 3 Chapter 2 - Part 1 4 Chapter 2 - Part

More information

Lecture 7: Karnaugh Map, Don t Cares

Lecture 7: Karnaugh Map, Don t Cares EE210: Switching Systems Lecture 7: Karnaugh Map, Don t Cares Prof. YingLi Tian Feb. 28, 2019 Department of Electrical Engineering The City College of New York The City University of New York (CUNY) 1

More information

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering Boolean Algebra Boolean Algebra A Boolean algebra is defined with: A set of

More information

Ch 2. Combinational Logic. II - Combinational Logic Contemporary Logic Design 1

Ch 2. Combinational Logic. II - Combinational Logic Contemporary Logic Design 1 Ch 2. Combinational Logic II - Combinational Logic Contemporary Logic Design 1 Combinational logic Define The kind of digital system whose output behavior depends only on the current inputs memoryless:

More information

Simplifying Logic Circuits with Karnaugh Maps

Simplifying Logic Circuits with Karnaugh Maps Simplifying Logic Circuits with Karnaugh Maps The circuit at the top right is the logic equivalent of the Boolean expression: f = abc + abc + abc Now, as we have seen, this expression can be simplified

More information

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT):

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT): ENGI 386 Digital Logic II. COMBINATIONAL LOGIC DESIGN Combinational Logic output of digital system is only dependent on current inputs (i.e., no memory) (a) Boolean Algebra - developed by George Boole

More information

Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.

Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC. Boolean Expression Forms: Sum-of-products (SOP) Write an AND term for each input combination that produces a 1 output. Write the input variable if its value is 1; write its complement otherwise. OR the

More information

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 1 Gate Circuits and Boolean Equations

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 1 Gate Circuits and Boolean Equations Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part Gate Circuits and Boolean Equations Charles Kime & Thomas Kaminski 28 Pearson Education, Inc. (Hperlinks are active in

More information

Karnaugh Map & Boolean Expression Simplification

Karnaugh Map & Boolean Expression Simplification Karnaugh Map & Boolean Expression Simplification Mapping a Standard POS Expression For a Standard POS expression, a 0 is placed in the cell corresponding to the product term (maxterm) present in the expression.

More information

211: Computer Architecture Summer 2016

211: Computer Architecture Summer 2016 211: Computer Architecture Summer 2016 Liu Liu Topic: Storage Project3 Digital Logic - Storage: Recap - Review: cache hit rate - Project3 - Digital Logic: - truth table => SOP - simplification: Boolean

More information

Chapter 4 Optimized Implementation of Logic Functions

Chapter 4 Optimized Implementation of Logic Functions Chapter 4 Optimized Implementation of Logic Functions Logic Minimization Karnaugh Maps Systematic Approach for Logic Minimization Minimization of Incompletely Specified Functions Tabular Method for Minimization

More information

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata

Simplification of Boolean Functions. Dept. of CSE, IEM, Kolkata Simplification of Boolean Functions Dept. of CSE, IEM, Kolkata 1 Simplification of Boolean Functions: An implementation of a Boolean Function requires the use of logic gates. A smaller number of gates,

More information

APPLİCATION OF BOOLEAN ALGEABRA

APPLİCATION OF BOOLEAN ALGEABRA APPLİCATION OF BOOLEAN ALGEABRA CHAPTER 4 Prof. Dr. Mehmet Akbaba Prof. Mehmet Akbaba Digital Logic 1 Multiplying Out and Factoring Expressions Given an expression in product-of-sums form, the corresponding

More information

Standard Expression Forms

Standard Expression Forms ThisLecture will cover the following points: Canonical and Standard Forms MinTerms and MaxTerms Digital Logic Families 24 March 2010 Standard Expression Forms Two standard (canonical) expression forms

More information

ECE 20B, Winter 2003 Introduction to Electrical Engineering, II LECTURE NOTES #2

ECE 20B, Winter 2003 Introduction to Electrical Engineering, II LECTURE NOTES #2 ECE 20B, Winter 2003 Introduction to Electrical Engineering, II LECTURE NOTES #2 Instructor: Andrew B. Kahng (lecture) Email: abk@ucsd.edu Telephone: 858-822-4884 office, 858-353-0550 cell Office: 3802

More information

Combinational Logic Design Principles

Combinational Logic Design Principles Combinational Logic Design Principles Switching algebra Doru Todinca Department of Computers Politehnica University of Timisoara Outline Introduction Switching algebra Axioms of switching algebra Theorems

More information

Chapter 2 Combinational logic

Chapter 2 Combinational logic Chapter 2 Combinational logic Chapter 2 is very easy. I presume you already took discrete mathemtics. The major part of chapter 2 is boolean algebra. II - Combinational Logic Copyright 24, Gaetano Borriello

More information

Minimization techniques

Minimization techniques Pune Vidyarthi Griha s COLLEGE OF ENGINEERING, NSIK - 4 Minimization techniques By Prof. nand N. Gharu ssistant Professor Computer Department Combinational Logic Circuits Introduction Standard representation

More information

Unit 6. Quine-McClusky Method. Unit 6 1

Unit 6. Quine-McClusky Method. Unit 6 1 Unit 6 Quine-McClusky Method Unit 6 1 Outline Determination of prime implicants The prime implicant chart Petrick s method Simplification of incompletely specified functions Unit 6 2 Overview (1/2) A systematic

More information

Principles of Computer Architecture. Appendix B: Reduction of Digital Logic. Chapter Contents

Principles of Computer Architecture. Appendix B: Reduction of Digital Logic. Chapter Contents B-1 Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix B: Reduction of Digital Logic B-2 Chapter Contents B.1 Reduction of Combinational Logic and Sequential Logic B.2 Reduction

More information

Combinational Logic Fundamentals

Combinational Logic Fundamentals Topic 3: Combinational Logic Fundamentals In this note we will study combinational logic, which is the part of digital logic that uses Boolean algebra. All the concepts presented in combinational logic

More information

Combinatorial Logic Design Principles

Combinatorial Logic Design Principles Combinatorial Logic Design Principles ECGR2181 Chapter 4 Notes Logic System Design I 4-1 Boolean algebra a.k.a. switching algebra deals with boolean values -- 0, 1 Positive-logic convention analog voltages

More information

Chapter 2 Combinational Logic Circuits

Chapter 2 Combinational Logic Circuits Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 1 Gate Circuits and Boolean Equations Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. Overview Part 1 Gate

More information

CHAPTER 2 BOOLEAN ALGEBRA

CHAPTER 2 BOOLEAN ALGEBRA CHAPTER 2 BOOLEAN ALGEBRA This chapter in the book includes: Objectives Study Guide 2.1 Introduction 2.2 Basic Operations 2.3 Boolean Expressions and Truth Tables 2.4 Basic Theorems 2.5 Commutative, Associative,

More information

Digital Logic Circuits - Switching Algebra - Combinational Circuits -

Digital Logic Circuits - Switching Algebra - Combinational Circuits - Digital Logic Circuits - Switching Algebra - Combinational Circuits - Dr. Voicu Groza SITE Hall, Room 57 562 58 ext. 259 Groza@EECS.uOttawa.ca Outline Logic Functions Boolean Algebra Logic Functions Minimization

More information

( c) Give logic symbol, Truth table and circuit diagram for a clocked SR flip-flop. A combinational circuit is defined by the function

( c) Give logic symbol, Truth table and circuit diagram for a clocked SR flip-flop. A combinational circuit is defined by the function Question Paper Digital Electronics (EE-204-F) MDU Examination May 2015 1. (a) represent (32)10 in (i) BCD 8421 code (ii) Excess-3 code (iii) ASCII code (b) Design half adder using only NAND gates. ( c)

More information

Logic Design. Chapter 2: Introduction to Logic Circuits

Logic Design. Chapter 2: Introduction to Logic Circuits Logic Design Chapter 2: Introduction to Logic Circuits Introduction Logic circuits perform operation on digital signal Digital signal: signal values are restricted to a few discrete values Binary logic

More information

L4: Karnaugh diagrams, two-, and multi-level minimization. Elena Dubrova KTH / ICT / ES

L4: Karnaugh diagrams, two-, and multi-level minimization. Elena Dubrova KTH / ICT / ES L4: Karnaugh diagrams, two-, and multi-level minimization Elena Dubrova KTH / ICT / ES dubrova@kth.se Combinatorial system a(t) not(a(t)) A combinatorial system has no memory - its output depends therefore

More information

Signals and Systems Digital Logic System

Signals and Systems Digital Logic System Signals and Systems Digital Logic System Prof. Wonhee Kim Chapter 2 Design Process for Combinational Systems Step 1: Represent each of the inputs and outputs in binary Step 1.5: If necessary, break the

More information

If f = ABC + ABC + A B C then f = AB C + A BC + AB C + A BC + A B C

If f = ABC + ABC + A B C then f = AB C + A BC + AB C + A BC + A B C Examples: If f 5 = AB + AB then f 5 = A B + A B = f 10 If f = ABC + ABC + A B C then f = AB C + A BC + AB C + A BC + A B C In terms of a truth table, if f is the sum (OR) of all the minterms with a 1 in

More information

EC-121 Digital Logic Design

EC-121 Digital Logic Design EC-121 Digital Logic Design Lecture 2 [Updated on 02-04-18] Boolean Algebra and Logic Gates Dr Hashim Ali Spring 2018 Department of Computer Science and Engineering HITEC University Taxila!1 Overview What

More information

Logic Design I (17.341) Fall Lecture Outline

Logic Design I (17.341) Fall Lecture Outline Logic Design I (17.341) Fall 2011 Lecture Outline Class # 06 October 24, 2011 Dohn Bowden 1 Today s Lecture Administrative Main Logic Topic Homework 2 Course Admin 3 Administrative Admin for tonight Syllabus

More information

Chapter 2 Combinational

Chapter 2 Combinational Computer Engineering 1 (ECE290) Chapter 2 Combinational Logic Circuits Part 1 Gate Circuits and Boolean Equations HOANG Trang Reference: 2008 Pearson Education, Inc. Overview Part 1 Gate Circuits and Boolean

More information

1. Expand each of the following functions into a canonical sum-of-products expression.

1. Expand each of the following functions into a canonical sum-of-products expression. CHAPTER 4 PROLEMS 1. Expand each of the following functions into a canonical sum-of-products expression. (a) F(x, y, z) = xy + y z + x (b) F(w, x, y, z) = x y + wxy + w yz (c) F(A,,C,D) = AC + CD + C D

More information

Unit 2 Boolean Algebra

Unit 2 Boolean Algebra Unit 2 Boolean Algebra 2.1 Introduction We will use variables like x or y to represent inputs and outputs (I/O) of a switching circuit. Since most switching circuits are 2 state devices (having only 2

More information

CPE100: Digital Logic Design I

CPE100: Digital Logic Design I Chapter 2 Professor Brendan Morris, SEB 3216, brendan.morris@unlv.edu http://www.ee.unlv.edu/~b1morris/cpe100/ CPE100: Digital Logic Design I Section 1004: Dr. Morris Combinational Logic Design Chapter

More information

Part 1: Digital Logic and Gates. Analog vs. Digital waveforms. The digital advantage. In real life...

Part 1: Digital Logic and Gates. Analog vs. Digital waveforms. The digital advantage. In real life... Part 1: Digital Logic and Gates Analog vs Digital waveforms An analog signal assumes a continuous range of values: v(t) ANALOG A digital signal assumes discrete (isolated, separate) values Usually there

More information

Chapter-2 BOOLEAN ALGEBRA

Chapter-2 BOOLEAN ALGEBRA Chapter-2 BOOLEAN ALGEBRA Introduction: An algebra that deals with binary number system is called Boolean Algebra. It is very power in designing logic circuits used by the processor of computer system.

More information

CPE100: Digital Logic Design I

CPE100: Digital Logic Design I Chapter 2 Professor Brendan Morris, SEB 326, brendan.morris@unlv.edu http://www.ee.unlv.edu/~bmorris/cpe/ CPE: Digital Logic Design I Section 4: Dr. Morris Combinational Logic Design Chapter 2 Chapter

More information

Chapter 2 : Boolean Algebra and Logic Gates

Chapter 2 : Boolean Algebra and Logic Gates Chapter 2 : Boolean Algebra and Logic Gates By Electrical Engineering Department College of Engineering King Saud University 1431-1432 2.1. Basic Definitions 2.2. Basic Theorems and Properties of Boolean

More information

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012

CDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012 CDA 3200 Digital Systems Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012 Outline Combinational Logic Design Using a Truth Table Minterm and Maxterm Expansions General Minterm and

More information

Binary logic consists of binary variables and logical operations. The variables are

Binary logic consists of binary variables and logical operations. The variables are 1) Define binary logic? Binary logic consists of binary variables and logical operations. The variables are designated by the alphabets such as A, B, C, x, y, z, etc., with each variable having only two

More information

Combinational Logic. Review of Combinational Logic 1

Combinational Logic. Review of Combinational Logic 1 Combinational Logic! Switches -> Boolean algebra! Representation of Boolean functions! Logic circuit elements - logic gates! Regular logic structures! Timing behavior of combinational logic! HDLs and combinational

More information

CHAPTER 7. Exercises 17/ / /2 2 0

CHAPTER 7. Exercises 17/ / /2 2 0 CHAPTER 7 Exercises E7. (a) For the whole part, we have: Quotient Remainders 23/2 /2 5 5/2 2 2/2 0 /2 0 Reading the remainders in reverse order, we obtain: 23 0 = 0 2 For the fractional part we have 2

More information

CS/EE 181a 2010/11 Lecture 4

CS/EE 181a 2010/11 Lecture 4 CS/EE 181a 21/11 Lecture 4 General topic of today s lecture: Logic Optimization Karnaugh maps. Quine-McCluskey tabulation method (not in detail). Non series-parallel networks (some care is required). Reference

More information

Review for Test 1 : Ch1 5

Review for Test 1 : Ch1 5 Review for Test 1 : Ch1 5 October 5, 2006 Typeset by FoilTEX Positional Numbers 527.46 10 = (5 10 2 )+(2 10 1 )+(7 10 0 )+(4 10 1 )+(6 10 2 ) 527.46 8 = (5 8 2 ) + (2 8 1 ) + (7 8 0 ) + (4 8 1 ) + (6 8

More information

L2: Combinational Logic Design (Construction and Boolean Algebra)

L2: Combinational Logic Design (Construction and Boolean Algebra) L2: Combinational Logic Design (Construction and Boolean Algebra) Acknowledgements: Lecture material adapted from Chapter 2 of R. Katz, G. Borriello, Contemporary Logic Design (second edition), Pearson

More information

Karnaugh Maps ف ر آ ا د : ا ا ب ا م آ ه ا ن ر ا

Karnaugh Maps ف ر آ ا د : ا ا ب ا م آ ه ا ن ر ا Karnaugh Maps مخطط آارنوف اعداد:محمد اسماعيل آلية علوم الحاسوب جامعة امدرمان الاهلية الاهداء الي آل من يسلك طريق العلم والمعرفة في هذا المجال Venn Diagrams Venn diagram to represent the space of minterms.

More information

Chapter 2. Boolean Algebra and Logic Gates

Chapter 2. Boolean Algebra and Logic Gates Chapter 2 Boolean Algebra and Logic Gates Basic Definitions A binary operator defined on a set S of elements is a rule that assigns, to each pair of elements from S, a unique element from S. The most common

More information

CSE 140, Lecture 2 Combinational Logic CK Cheng CSE Dept. UC San Diego

CSE 140, Lecture 2 Combinational Logic CK Cheng CSE Dept. UC San Diego CSE 140, Lecture 2 Combinational Logic CK Cheng CSE Dept. UC San Diego 1 Combinational Logic Outlines 1. Introduction 1. Scope 2. Review of Boolean lgebra 3. Review: Laws/Theorems and Digital Logic 2.

More information

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman CS 121 Digital Logic Design Chapter 2 Teacher Assistant Hanin Abdulrahman 1 2 Outline 2.2 Basic Definitions 2.3 Axiomatic Definition of Boolean Algebra. 2.4 Basic Theorems and Properties 2.5 Boolean Functions

More information

Combinational Logic Design/Circuits

Combinational Logic Design/Circuits 3 ` Combinational Logic Design/Circuits Chapter-3(Hours : 12 Marks:24 ) Combinational Logic design / Circuits 3.1 Simplification of Boolean expression using Boolean algebra. 3.2 Construction of logical

More information

Solutions to Assignment No 5 Digital Techniques Fall 2007

Solutions to Assignment No 5 Digital Techniques Fall 2007 Solutions to Assignment No 5 Digital Techniques Fall 2007 André Deutz October 19, 2007 1 Simplifying and Manipulating Boolean Expressions 1. Simplification (a) Simplify each of the following expressions,

More information

Chapter 7 Logic Circuits

Chapter 7 Logic Circuits Chapter 7 Logic Circuits Goal. Advantages of digital technology compared to analog technology. 2. Terminology of Digital Circuits. 3. Convert Numbers between Decimal, Binary and Other forms. 5. Binary

More information

CSE 140: Components and Design Techniques for Digital Systems

CSE 140: Components and Design Techniques for Digital Systems Lecture 4: Four Input K-Maps CSE 4: Components and Design Techniques for Digital Systems CK Cheng Dept. of Computer Science and Engineering University of California, San Diego Outlines Boolean Algebra

More information

MODULAR CIRCUITS CHAPTER 7

MODULAR CIRCUITS CHAPTER 7 CHAPTER 7 MODULAR CIRCUITS A modular circuit is a digital circuit that performs a specific function or has certain usage. The modular circuits to be introduced in this chapter are decoders, encoders, multiplexers,

More information

for Digital Systems Simplification of logic functions Tajana Simunic Rosing Sources: TSR, Katz, Boriello & Vahid

for Digital Systems Simplification of logic functions Tajana Simunic Rosing Sources: TSR, Katz, Boriello & Vahid SE140: omponents and Design Techniques for Digital Systems Simplification of logic functions Tajana Simunic Rosing 1 What we covered thus far: Number representations Where we are now inary, Octal, Hex,

More information

K-map Definitions. abc

K-map Definitions. abc K-map efinitions b a bc Implicant ny single or any group of s is called an implicant of F. ny possible grouping of s is an implicant. b a Prime Implicant implicant that cannot be combined with some other

More information