The Inverter. References:
|
|
- Theodore Clarke
- 6 years ago
- Views:
Transcription
1 The Iverer Refereces: Adaped from: Digial Iegraed Circuis: A Desig Perspecive, J. Rabaey UCB Priciples of CMOS LSI Desig: A Sysems Perspecive, d Ed., N. H. E. Wese ad K. Eshraghia
2 Regios of Operaio Cuoff No-sauraed Sauraed p-device gsp > p gsp < p i < p + gsp = p i < p + i > p + dsp > gsp - p ou > i - p dsp < gsp - p ou < i - p -device gs < gs > i > gs > i > i < ds < gs - ou < i - ds > gs - ou > i -
3 Digial Gaes - Fudameal Parameers Area ad Complexiy Robusess ad Reliabiliy Performace Power Cosumpio
4 Noise i digial Iegraed Circuis uwaed variaios of volages ad curres a he logic odes i ( v( (a Iducive couplig (b Capaciive couplig (c Power ad groud oise
5 DC Operaio : olage Trasfer Characerisic(TC ou OH f ou = i M Swichig Threshold olage ( Trasisor Threshold olage OL OL OH i Nomial olage Levels
6 Mappig bewee aalog ad digial sigals (y 1 OH 1H OH Slope = -1 = d d ou i (gai 0 Udefied Regio IL Slope = -1 = d d ou i OL OL IL IH (x Udefied Regio (Trasiio widh TW
7 Defiiaio of Noise Margis 1 NM H = OH - IH OH OL 0 NM H NM L IH I L Udefied Regio NM L = IL - OL Gae Oupu Sage M Gae Ipu Sage M+1
8 The Regeeraive Propery A chai of iverers
9 Codiios for Regeeraio ou ou 3 f(v fiv(v 1 f( 0 1 fiv(v 3 f(v 0 i 0 i (a Regeeraive gae (b No-regeeraive gae
10 Fa-i ad Fa-ou (a Fa-ou N M N (b Fa-i M
11 The Ideal Gae ou R i = g = - R o = 0 i
12 ou ( TC of Real Iverer NM L M 1.0 NM H i (
13 Delay Defiiios i 50% ou phl plh 90% 50% 10% f r
14 Rig Oscillaor T = x p x N N p >> f + r
15 Power Dissipaio P( = isaaeous power P peak = i peak supply = max (p( P av 1 T T 0 p( d supply T T i ply 0 sup ( d Power-Delay Produc PDP = p x P av = Eergy dissipaed per operaio
16 Saic Load MOS Iverers
17 Saic Load MOS Iverers R load I bias ou ou i i
18 Basic Iverer ou i i < h ; NMOS off; ou pulled o i > h ; NMOS o, curre flows hrough R o groud If R is sufficiely large, ou could be pulled dow well below h ;
19 Saic Load MOS Iverer I ds R ou ou = ds I ds.r = - ds
20 TC of Resisive Load
21 Resisive Load Device R load oh = 5.0 ol =??? i ou I = ( dd - ol /R I =.(( dd - ol -0.5 ol R.(( dd ( dd ol ol 0.5 ol
22 Sizig for OL R.(( dd ( dd ol ol 0.5 ol Assume: dd = 5.0 = 1.0 = 10-4 A/ Proper desig: ol < Le: ol = 0.5 R = 4kW
23 Resisor ad Curre-Source Loads Resisace/legh of miimum-widh lies of various coecig elemes is far less ha effecive resisace of he swiched o MOSFET I some memory processes, resisors are implemeed by highly resisive udoped polysilico Normally use rasisors i CMOS o impleme resisor ad curre-source loads If biased for use as a resisor, called a usauraed load iverer If load rasisor operaes i sauraio as a cosa curre source, called a sauraed load iverer
24 Pseudo NMOS Iverer ou L = 1 i + dsp = ou dsp = ou - dsp = ou + gsp dsp > gsp - p or ou > - p No-sauraed regio
25 DC Trasfer Characerisics
26 Pseudo-NMOS Iverer ou i DC curre flows whe he iverer is ured o ulike CMOS iverer CMOS is grea for low power ulike his circui (e.g. wach eeds low power lap-ops ec Need o be ured off durig IQ ( Supply Curre Quiesce esig
27 PMOST Load wih Cosa GS oh = 5.0 ol =??? I = 0.5 p.( dd - p ou I =.(( dd - ol -0.5 ol i p (( dd 0.5( dd ol p 0.5 ol
28 Sizig for OL p (( dd 0.5( dd ol p 0.5 ol Assume: dd = 5.0 = p = 1.0 Proper desig: ol < h Le: ol = 0.5 p 4.6
29 Sizig for Gae Threshold olage (Trip Poi N-device: sauraed I ds ( ( P-device: o-sauraed I gsp dsp i ou [( p i p ( Equaig he wo curres we obai, ou ( ou ] ( i [( ( ( ou p p ou ]
30 Sizig for Gae Threshold olage Solvig for ou ou p ( p C Where C = k ( i - k p ( p ( Also, ( p i ou p To make gae hreshold volage = p
31 Noise Margi / p IL IH OL OH NM L NM H
32 TC of Pseudo-NMOS Iverer
33 Usauraed Load Iverer ou i High is hreshold dow from Used whe depleio mode rasisors were o available Low oise margi Migh be used i I/O srucures where p-rasisors were o waed
34 TC of Usauraed Load Iverers For k = 4 OL = 0.4 IH =. OH = 3.8 IL = 0.56
35 Curre Source Load I bias ou ou i i
36 Sauraed Load Iverer i ou ou > i - driver rasisor i sauraio Whe i is small Load rasisor permaely i sauraio dsp = gsp dsp < gsp - p or 0 < - p Sauraed regio
37 Whe i is Small I driver ds, driver ( i Load i sauraio: I load ds, load ( ou p Equaig he curres: ou p k ( i where k drive load
38 TC of Sauraed Load Iverer For k = 4 OL = 0.4 IH =.1 OH = 4.4 IL = 0.5
39 NMOS Iverer Use depleio mode rasisor as pull-up dep rasisor is < 0 diffusio depleio mode rasisor (poly ou i ehaceme mode rasisor i ou The depleio mode rasisor is always ON: gae ad source coeced gs = 0 i = 0 rasisor pull dow is off ou is high
40 ou vs i usig Graphical Mehod I ds (dep I ds (eh gs = 0.0 gs = -0. I ds ds (dep gs (dep = 0 I ds I ds gs (eh ds (dep - ds (dep - ds(dep = ds(eh = ou I a seady sae, I ds of boh rasisors are equal ds (eh = - ds (dep ds (eh = ou Therefore ou = - ds (dep
41 Gae Threshold olage Gae hreshold volage = iv = Ipu volage a which i = ou Assume ha boh driver ad load are i sauraio wih ipu iv Hece, I DS ( sa iv driver ( driver iv dep ( gs load driver If driver is icreased relaive o load he, iv decreases load ( dep i ou
42 TC of NMOS iverer Slope G icreases, iv decreases icreasig driver load
43 CMOS INERTER
44 CMOS Iverers
45 The CMOS Iverer: A Firs Glace D D S i D ou C L S
46 Swich Model of MOS Trasisor GS GS < T GS > T
47 CMOS Iverer: Seady Sae Respose R o OH = OL = 0 ou M = f(r o, R op i = i = 0
48 PMOS Load Lies i = - GSp I d = -I DP ou = - DSp I D ou I Dp I D I D i = 0 i = 0 i = 3 i = 3 GSp = - DSp DSp ou GSp = -5 i = + GSp I D = - I Dp ou = - DSp
49 Cosrucio Of Iverer Curves I ds ds
50 Cosrucio Of Iverer Curves I ds ds
51 Cosrucio Of Iverer Curves I ds ds
52 CMOS Iverer Load Characerisics I,p i = 0 i = 5 PMOS NMOS i = 1 i = 4 i = 3 i = 4 i = 5 i = i = 3 i = 3 i = i = i = 1 i = 0
53 CMOS Iverer TC ou i 5.0
54 Iverer Supply Curre I d =I dp =I supply
55 Small Sigal Model for a MOS Trasisor sb = 0 volage-corolled curre source (g m oupu coducace (g ds ierelecrode capaciace G C gd D C gs + C gb g m gs g ds C db S
56 Oupu Coducace By differeiaig I ds w.r.. ds I liear regio I g ds ds [( gs ds ds [( gs ds] ] R liear ( gs 1 I sauraio, device behaves like a curre source: he curre beig almos idepede of ds Ids [ ( gs ] d[ ( gs dids d d ds ds ] 0 I realiy, secodary effecs resul i a slope gds I ds ds
57 Trascoducace Expresses relaioship bewee oupu curre ad ipu volage g m ( liear g m g m ( sa. di d ds gs ds ( gs ds cosa
58 MOS Trasisor Small Sigal Model G + v gs - g m v gs r 0 S g m r o Liear k DS [k( GS - T - DS ] -1 Sauraio k( GS - T 1/I D
59 CMOS Iverer s d d ou = - sdp = + dsp i = - sgp = + gsp i ou s i = gs, ou = ds
60 Regios of Operaio Cuoff No-sauraed Sauraed p-device gsp > p gsp < p i < p + gsp = p i < p + i > p + dsp > gsp - p ou > i - p dsp < gsp - p ou < i - p -device gs < gs > i > gs > i > i < ds < gs - ou < i - ds > gs - ou > i -
61 Iverer Operaig Regios A: mos off pmos liear reg B: mos sauraed pmos liear reg. ou C: mos sauraed pmos sauraed D: mos liear reg. pmos sauraed 0.0 i 5.0 E: mos liear reg. pmos off
62 Iverer Operaig Regios A: mos off pmos liear regio B: mos sauraed pmos liear regio ou ou ou ou ou C: mos sauraed pmos sauraed D: mos liear regio pmos sauraed E: mos liear regio pmos off A B C D E Assume ifiie r o whe a device is i sauraio
63 Regio A (0 i I ds = 0 -device is cu-off p-device i liear regio I ds = - I dsp = 0, as I ds = 0 dsp = ou - i ou Wih dsp = 0, ou =
64 Regio B ( i p-device i o-sauraed regio ( ds 0 -device is i sauraio I dsp i = gs I ds ou
65 Regio B I ds [ i ] ; W ( L ox gsp = ( i - & dsp = ( ou - I p dsp [( ox p p W ( L p p i p ( ou ( ou ] Equaig I dsp = -I ds ou ( i p ( i p ( i p ( i c p
66 Regio D ( i p p : sauraio : o-sauraed I dsp I I I dsp ds dsp [( 1 p ( I ds i i ou p ou ] I ds ou ou ( i ( i p ( i p
67 Deermiig IH ad IL
68 Regio E ( i >= - p p: cu-off I dsp = 0 : liear mode gsp = i - more posiive ha p ou = 0
69 Regio C (Boh devices i Sauraio I I dsp ds p ( i ( i p Equaig I dsp = -I ds i p 1 p p
70 Gae Threshold olage If = p & = - p i Regio C exiss for oe value of i Possible values of ou i regio C -chael p-chael i - ou < ou > i - i - ou > p ou < i - p sauraio codiios i - < ou < i - p I realiy, regio C has a fiie slope - because i realiy I ds icreases slighly wih ds i sauraio
71 Typical Parameer alues (1mm process 3 500cm ox p 00A p 180cm p W 31.9 L.8 W ( L ox / / sec 14 sec A/ F / cm W 88.5 A/ L 14 W L (The raio varies from -3
72 / p Raio ou icreasig p i icreasig W W p ou i
73 Effec of / p Raio m depede o p wih chage i rasiio sill remais sharp ad hece p swichig performace does o deeriorae I is desirable o have p = 1 allows capaciace load o chage ad discharge i equal imes by providig equal curre source & sik capabiliy
74 Gae Swichig Threshold M k p /k M r( p wih r 1 r p p
75 Effec of Temperaure Temperaure similarly affecs mobiliy of holes ad elecros Temperaure icreases decreases decreases 1.5 T Raio / p is idepede of emperaure o a good approximaio Temperaure, however, reduces hreshold volages Exe of regio A reduces ad exe of regio E icreases TC shifs o he lef as he emperaure icreases
76 Swichig Characerisics Swichig speed - limied by ime ake o charge ad discharge, C L Rise ime, r : waveform o rise from 10% o 90% of is seady sae value Fall ime, f : 90% o 10% of seady sae value Delay ime, d : ime differece bewee ipu rasiio (50% ad 50% oupu level
77 CMOS Iverer: Trasie Respose phl = f(r o C L = 0.69 R o C L ou C L 1 R o i = R o C L
78 CMOS Iverer Propagaio Delay phl C L swig I av / I av ou C L I av I( ou 7 8 I( ou 3 / i =
79 Iverer Propagaio Delay Assume -device sill i sauraio a ou = / Iav ( phl plh L ( C p C L C L p C L 1 p 1
80 Aalysis of Fall Time i ( ou ( C L I ds o-sauraed x sauraed ( ds = gs - x3 ou ( x1 Applicaio of sep ipu
81 Compoes of Fall Time f = f1 + f ou drops from dd - o 0.1 ou drops from 0.9 dd o dd i ou f
82 Fall Time for Sauraed Regio P Sauraed, Ipu risig ou - I c ou C L d d ou ( 0 I ds C L Iegraig from = 1 (correspodig o ou = 0.9 o = (correspodig o ou = ( - f 1 ( CL 0.9 d ou CL ( ( 0.1
83 Fall Time for No-Sauraed Regio p ou C L No-sauraed : 0 ou - C L f dou [( d CL ( 0.1. ou d ou ( ou ] 0 ou ou
84 Fall Time for No-Sauraed Regio f C ( L C ( l( ( CL l(19 0 (1 L d ou 0 ou ou where =
85 Fall Time Compuaio f f 1 f CL ( 0.1 (1 (1 1 l(19 0 f k C L k 3 ~ 4 for 3 ~ 5 ad 0.5 ~ 1
86 Rise Time r CL ( p l(19 0 (1 p (1 p p p wih r p k C p p L For equally sized - ad p rasisors p f r
87 Sizig for Ideical Rise/Fall Time For same f ad r p 1 Icrease he widh of p-device o Wp 3W
88 Delay Time: Firs Order Approximaio Gae delay is domiaed by he oupu rise ad fall ime dr df r f
89 Geeral Delay Time Compuaio Similar o he compuaio of rise/fall imes Sauraio regio from = 1 (correspodig o ou = o = (correspodig o ou = ( - Liear regio from = (correspodig o ou = ( - o = 3 CL 1 ( d ou C ( L (
90 Delay Time Compuaio ou ou ou ou L d C ' ' ' 3 ( ( (1 l( (1 l( ( O O L ou ou L C C where ou O,
91 Delay Time D 3 1 A C L Delay C L (opimize C L o decrease delay 1 1 (decrease icreases delay (if W or L, delay decreases Three major parameers for opimizig speed of CMOS
92 Compoes of C L C w = wirig capaciace C g = gae capaciace = C ox WL
93 Miller Effec Effecive volage chage over he gae-drai capacior is acually wice he oupu volage swig Coribuio of gae-drai capacior should be coued wice
94 Jucio Capaciace No-liear capacior modeled by liear capacior wih he same chage i charge for he volage rage of ieres C K eq eq K eq ( C high j0 m 0 (1 m low ( 0 high 1m ( Liearize over he ierval {5,.5} for he high-olow rasiio ad {0,.5} for he low-o-high rasiio Correspod o { high =-5, low =-.5} ad { high =0, low =-.5} for NMOS 0 low 1m
95 Delay i fucio of
96 Sizig of Iverer Loaded by a Ideical Gae Load cap. of firs gae: C L = (C dp1 + C d1 + (C gp + C g + C W where C dp1, C d1 diffusio capaciace of firs gae C gp, C g gae capaciace of secod gae C w wirig capaciace If PMOS devices are a imes larger ha he NMOS oes, a ( W / L p ( W / L all rasisor capaciaces will scale i approximaely he same way
97 Sizig of Iverer f r p (. / ( / (. (. (. ( a p p L p p p L p p L p p L A A C L W L W A A C A A C A A C w g d L g gp d dp C C C C C C C C ( 1 ( a a a
98 Sizig of Iverer p C L. (1 a( C ( A d1. Ap a g p Le 0 oge opimal a a A p aop (1 A C C p p C W ( A Ap. a p CW C d1 g If C W << C d1 + C g, A p = A a op p 1.73 Coras o 3 which is ormally used i he o-cascaded case
99 Impac of Rise Time o Delay PHL ( acual phl( sep ( r / Miimum-size iverer wih faou of a sigle gae
100 elociy Sauraio Uder log chael model, sauraio curre I small-geomery devices, his o loger holds: I av Therefore, for >> T we have, p C L 1 ( k p 1 k k, p Ruig velociy sauraed devices a high is o beeficial Lowerig below T sharply icreases delay v SAT C ox W, p
101 Source/Drai Resisace I small-geomery devices, source ad drai resisace affecs swichig curres Source of he rasisor is o loger grouded, body effec icreases hreshold volage gs is also reduced Curre is reduced
102 Power Cosumpio Saic Power Leakage curre Sub-hreshold coducace Dyamic Power Capaciive Power due o chargig/dischargig of capaciive load Shor-circui power due o direc pah curres whe here is a emporary coecio bewee power ad groud
103 Saic Power Cosumpio ou = I D Sub-hreshold curre K e Diode leakage ( q/ kt q/ kt gs I O (1 e i ds s ( e q / kt 1 P saic = I leakage.
104 Saic Cosumpio Leakage curre hrough he reverse biased diode jucios For ypical devices i is bewee 0.1A - 0.5A a room emperaure For a die wih 1 millio devices operaed a 5, his resuls i 0.5mW power cosumpio o much Jucio leakage curre is caused by hermally geeraed carriers -> herefore is a srog fucio of emperaure More impora is sub-hreshold leakage whe hreshold volage is close o 0
105 Dyamic Cosumpio due o C L ou - low-o-high rasiio - Assume 0 rise ad fall imes
106 Dyamic Power due o C L ou i i C L charge discharge Defie: E : eergy ake from supply durig a rasiio E C : eergy sored o capacior a he ed of rasiio
107 Eergy Cosumed ad Sored dou E i ( d CL. d 0 0 d C L C L 0 d ( Q ou 0 0 EC i ( oud C C L L. 0 ou d ou C L d d Half he eergy is sored i Capacior! Oher half is dissipaed i he PMOS rasisor!! For each swichig cycle ( L H & H L, amou of eergy dissipaed i C L. ou ou d
108 P dyamic = C L..f Example 1. CMOS chip 100 MHz clock rae Average load capaciace of 30 ff/gae 5 power supply Power cosumpio/gae = 75 W Desig wih 00,000 gaes: 15W! Pessimisic evaluaio: o all gaes swich a he full rae Have o cosider he aciviy facor a: Effecive swichig capaciace = ac L Reducig has a quadraic effec o P dyamic
109 Direc Pah Curre ipus have fiie rise ad fall imes Direc curre pah from o GND while PMOS ad NMOS are ON simulaeously for a shor period P sc = I mea. + p r f T I max I mea 1 3
110 Symmerical Iverer Wihou Load 3 1 ( 1 ( 1 mea d I T d I T I d T I i mea ( ( 1 wih rf f r r r r i. ( 1 If = - p = T ad = p = ad ha he behavior aroud is symmerical
111 Symmerical Iverer Wihou Load 3 3 / / 3 / / ( 1 ( 3 ( 3 ( rf rf rf rf rf mea T T T d T I rf T rf rf T rf T P rf sc 3 ( 1
112 Shor Circui Curre wih Loads
113 Oupu Trasiios uder Differe Loads
114 C L Power vs. SC Power uder Differe Loads
115 C L Power vs. SC Power uder Differe Ipus
116 Impac of Load Capaciace o SC Curre Large capaciace Fas ipu rasiio, slow oupu rasiio Ipu moves hrough he rasie regio before oupu begis o chage Shor-circui curre close o zero Small capaciace Relaively slower ipu rasiio, fas oupu rasiio Boh devices i sauraio durig mos of he rasiio Maximum shor-circui curre [eedrick84]: rise/fall imes of all sigals should be kep cosa wihi a rage o keep SC power miimal, 10%~0% of oal dyamic power
117 Techology Evoluio
118 Techology Scalig Miimum Feaure Size
119 Compoes/Chip Techology Scalig ehaceme mosfe bipolar Trasisor IC mosfe bipolar rasisor mesfe YEAR Number of compoes per chip
120 Gae Delay: Dd (sec/sage Propagaio Delay Scalig 1 500p F/O = 1 R.T. Operaio 00p Ref.[4] p 50p.5 Ref.[7] Ref.[5] Prese Resuls Repored Resuls 0p Scalig =5 10p Chael Legh : Lef (m
121 Techology Scalig Models Full Scalig (Cosa Elecrical Field ideal model dimesios ad volage scale ogeher by he same facor S Fixed olage Scalig mos commo model uil recely oly dimesios scale, volages remai cosa Geeral Scalig mos realisic for odays siuaio volages ad dimesios scale wih differe facors
122 Scalig Relaioships for Log chael Devices
123 Scalig of Shor Chael Devices
124 Homework Problem (due ex Thursday Desig a saic CMOS iverer wih 0.4pF load capaciace. Make sure ha you have equal rise ad fall imes. Layou he iverer usig he Meor ools, exrac parasiics, ad simulae he exraced circui o HSPICE o make sure ha your desig coforms o he specificaio. Do he same aalysis for a hree ipu NAND gae.
PI3B V, 16-Bit to 32-Bit FET Mux/DeMux NanoSwitch. Features. Description. Pin Configuration. Block Diagram.
33V, 6-Bi o 32-Bi FET Mux/DeMux NaoSwich Feaures -ohm Swich Coecio Bewee Two Pors Near-Zero Propagaio Delay Fas Swichig Speed: 4s (max) Ulra -Low Quiesce Power (02mA yp) Ideal for oebook applicaios Idusrial
More informationCHAP.4 Circuit Characteristics and Performance Estimation
HAP.4 ircui haracerisics ad Performace Esimaio 4. Resisace esimaio ρ l R w (ohms) where ρ resisiviy hickess l coducor legh w coducor widh l R Rs w where Rs shee resisace (Ω/square) i 0.5µm o.0µm MOS processes
More informationPI3B
234789023478902347890223478902347890234789022347890234789023478902234789023478902347890223478902 Feaures Near-Zero propagaio delay -ohm swiches coec ipus o oupus Fas Swichig Speed - 4s max Permis Ho Iserio
More informationClock Skew and Signal Representation
Clock Skew ad Sigal Represeaio Ch. 7 IBM Power 4 Chip 0/7/004 08 frequecy domai Program Iroducio ad moivaio Sequeial circuis, clock imig, Basic ools for frequecy domai aalysis Fourier series sigal represeaio
More informationIdeal Amplifier/Attenuator. Memoryless. where k is some real constant. Integrator. System with memory
Liear Time-Ivaria Sysems (LTI Sysems) Oulie Basic Sysem Properies Memoryless ad sysems wih memory (saic or dyamic) Causal ad o-causal sysems (Causaliy) Liear ad o-liear sysems (Lieariy) Sable ad o-sable
More informationElectrical Engineering Department Network Lab.
Par:- Elecrical Egieerig Deparme Nework Lab. Deermiaio of differe parameers of -por eworks ad verificaio of heir ierrelaio ships. Objecive: - To deermie Y, ad ABD parameers of sigle ad cascaded wo Por
More informationIntroduction to Digital Circuits
The NMOS nerer The NMOS Depleion oad 50 [ D ] µ A GS.0 + 40 30 0 0 Resisance characerisic of Q 3 4 5 6 GS 0.5 GS 0 GS 0.5 GS.0 GS.5 [ ] DS GS i 0 Q Q Depleion load Enhancemen drier Drain characerisic of
More informationDepartment of Electrical and Computer Engineering COEN 451 April 25, 2008
Deparme of Elecrical ad ompuer Egieerig OEN 45 April 5, 008 Aswer all Quesios. All Quesios carry equal marks Exam Duraio 3 hour You may use he crib shee ad MOSIS5B parameers aached. Oly recommeded calculaors
More informationOutline. Chapter 2: DC & Transient Response. Introduction to CMOS VLSI. DC Response. Transient Response Delay Estimation
Inroducion o CMOS VLSI Design Chaper : DC & Transien Response David Harris, 004 Updaed by Li Chen, 010 Ouline DC Response Logic Levels and Noise Margins Transien Response Delay Esimaion Slide 1 Aciviy
More informationChapter 6 MOSFET in the On-state
Chaper 6 MOSFET in he On-sae The MOSFET (MOS Field-Effec Transisor) is he building block of Gb memory chips, GHz microprocessors, analog, and RF circuis. Mach he following MOSFET characerisics wih heir
More informationEECS 141: FALL 00 MIDTERM 2
Universiy of California College of Engineering Deparmen of Elecrical Engineering and Compuer Science J. M. Rabaey TuTh9:30-11am ee141@eecs EECS 141: FALL 00 MIDTERM 2 For all problems, you can assume he
More informationEE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS. Kenneth R. Laker, University of Pennsylvania
1 EE 560 MOS INVERTERS: DYNAMIC CHARACTERISTICS C gsp V DD C sbp C gd, C gs, C gb -> Oxide Caps C db, C sb -> Juncion Caps 2 S C in -> Ineconnec Cap G B D C dbp V in C gdp V ou C gdn D C dbn G B S C in
More informationES 330 Electronics II Homework 03 (Fall 2017 Due Wednesday, September 20, 2017)
Pae1 Nae Soluios ES 330 Elecroics II Hoework 03 (Fall 017 ue Wedesday, Sepeber 0, 017 Proble 1 You are ive a NMOS aplifier wih drai load resisor R = 0 k. The volae (R appeari across resisor R = 1.5 vols
More informationYuZhuo Fu Office location:417 room WeiDianZi building,no 800 DongChuan road,minhang Campus
Digital Itegrated Circuits YuZhuo Fu cotact:fuyuzhuo@ic.sjtu.edu.c Office locatio:417 room WeiDiaZi buildig,no 800 DogChua road,mihag Camus Itroductio Digital IC outlie CMOS at a glace CMOS static behavior
More informationMinimum Source/Drain Area AS,AD = (0.48µm)(0.60µm) - (0.12µm)(0.12µm) = µm 2
UNIERSITY OF CALIFORNIA College of Egieerig Departmet of Electrical Egieerig ad Computer Scieces Last modified o February 1 st, 005 by Chris Baer (crbaer@eecs Adrei ladimirescu Homewor #3 EECS141 Due Friday,
More informationSolutions Manual 4.1. nonlinear. 4.2 The Fourier Series is: and the fundamental frequency is ω 2π
Soluios Maual. (a) (b) (c) (d) (e) (f) (g) liear oliear liear liear oliear oliear liear. The Fourier Series is: F () 5si( ) ad he fudameal frequecy is ω f ----- H z.3 Sice V rms V ad f 6Hz, he Fourier
More informationClock Skew and Signal Representation. Program. Timing Engineering
lock Skew ad Sigal epreseaio h. 7 IBM Power 4 hip Iroducio ad moivaio Sequeial circuis, clock imig, Basic ools for frequecy domai aalysis Fourier series sigal represeaio Periodic sigals ca be represeed
More informationDigital Integrated Circuits
Digital Itegrated Circuits YuZhuo Fu cotact:fuyuzhuo@ic.sjtu.edu.c Office locatio:417 room WeiDiaZi buildig,no 800 DogChua road,mihag Camus Itroductio outlie CMOS at a glace CMOS static behavior CMOS dyamic
More informationDigital Integrated Circuits. Inverter. YuZhuo Fu. Digital IC. Introduction
Digital Itegrated Circuits Iverter YuZhuo Fu Itroductio outlie CMOS at a glace CMOS static behavior CMOS dyamic behavior Power, Eergy, ad Eergy Delay Persective tech. /48 outlie CMOS at a glace CMOS static
More information2007 Spring VLSI Design Mid-term Exam 2:20-4:20pm, 2007/05/11
7 ri VLI esi Mid-erm xam :-4:m, 7/5/11 efieτ R, where R ad deoe he chael resisace ad he ae caaciace of a ui MO ( W / L μm 1μm ), resecively., he chael resisace of a ui PMO, is wo R P imes R. i.e., R R.
More informationSampling. AD Conversion (Additional Material) Sampling: Band limited signal. Sampling. Sampling function (sampling comb) III(x) Shah.
AD Coversio (Addiioal Maerial Samplig Samplig Properies of real ADCs wo Sep Flash ADC Pipelie ADC Iegraig ADCs: Sigle Slope, Dual Slope DA Coverer Samplig fucio (samplig comb III(x Shah III III ( x = δ
More informationA Two-Level Quantum Analysis of ERP Data for Mock-Interrogation Trials. Michael Schillaci Jennifer Vendemia Robert Buzan Eric Green
A Two-Level Quaum Aalysis of ERP Daa for Mock-Ierrogaio Trials Michael Schillaci Jeifer Vedemia Rober Buza Eric Gree Oulie Experimeal Paradigm 4 Low Workload; Sigle Sessio; 39 8 High Workload; Muliple
More informationBig O Notation for Time Complexity of Algorithms
BRONX COMMUNITY COLLEGE of he Ciy Uiversiy of New York DEPARTMENT OF MATHEMATICS AND COMPUTER SCIENCE CSI 33 Secio E01 Hadou 1 Fall 2014 Sepember 3, 2014 Big O Noaio for Time Complexiy of Algorihms Time
More informationCurrent Control of IPMSM to Avoid Voltage Saturation for Changing Frequency and Amplitude of Vibration Torque Reference
IEEE PEDS 17, Hoolulu, USA 1-15 December 17 Corol of IPMSM o Avoid Sauraio for Chagig Frequecy ad Ampliude of ibraio Referece Ryohei Masuura, Takeo Sugiyama, Takaharu Takeshia, Yugo Tadao, Shizuori Hamada,
More informationHV513 8-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs, POL, Hi-Z, and Short Circuit Detect
H513 8-Channel Serial o Parallel Converer wih High olage Push-Pull s, POL, Hi-Z, and Shor Circui Deec Feaures HCMOS echnology Operaing oupu volage of 250 Low power level shifing from 5 o 250 Shif regiser
More informationFresnel Dragging Explained
Fresel Draggig Explaied 07/05/008 Decla Traill Decla@espace.e.au The Fresel Draggig Coefficie required o explai he resul of he Fizeau experime ca be easily explaied by usig he priciples of Eergy Field
More informationChapter 4. Circuit Characterization and Performance Estimation
VLSI Design Chaper 4 Circui Characerizaion and Performance Esimaion Jin-Fu Li Chaper 4 Circui Characerizaion and Performance Esimaion Resisance & Capaciance Esimaion Swiching Characerisics Transisor Sizing
More information3.8. Other Unipolar Junctions
3.8. Oher Uipolar ucios The meal-semicoducor jucio is he mos sudied uipolar jucio, be o he oly oe ha occurs i semicoducor devices. Two oher uipolar jucios are he - homojucio ad he - Heerojucio. The - homojucio
More information10.3 Autocorrelation Function of Ergodic RP 10.4 Power Spectral Density of Ergodic RP 10.5 Normal RP (Gaussian RP)
ENGG450 Probabiliy ad Saisics for Egieers Iroducio 3 Probabiliy 4 Probabiliy disribuios 5 Probabiliy Desiies Orgaizaio ad descripio of daa 6 Samplig disribuios 7 Ifereces cocerig a mea 8 Comparig wo reames
More informationEGR 544 Communication Theory
EGR 544 Commuicaio heory 7. Represeaio of Digially Modulaed Sigals II Z. Aliyazicioglu Elecrical ad Compuer Egieerig Deparme Cal Poly Pomoa Represeaio of Digial Modulaio wih Memory Liear Digial Modulaio
More informationB. Maddah INDE 504 Simulation 09/02/17
B. Maddah INDE 54 Simulaio 9/2/7 Queueig Primer Wha is a queueig sysem? A queueig sysem cosiss of servers (resources) ha provide service o cusomers (eiies). A Cusomer requesig service will sar service
More informationCMOS Digital Integrated Circuits Analysis and Design. Chapter 6 MOS Inverters: Switching Characteristics and Interconnect Effects
MOS Digial Iegraed ircuis Aalysis ad Desig haer 6 MOS Iverers: Swichig haracerisics ad Iercoec Effecs Iroducio he arasiic caaciace associaed wih MOSFE gd gs gae overla wih diffusio db sb volage deeda jucio
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationThyristors. Vitezslav Benda Dept. of Electrotechnology Czech Technical University in Prague Czech Republic
Thyrisors iezslav Beda De. of Elecroechology Czech Techical Uiversiy i rague Czech Reublic Thyrisors - family of swichig devices cosisig of four layers of semicoducor of aleraig doa ye (). Three-ermial
More information2 f(x) dx = 1, 0. 2f(x 1) dx d) 1 4t t6 t. t 2 dt i)
Mah PracTes Be sure o review Lab (ad all labs) There are los of good quesios o i a) Sae he Mea Value Theorem ad draw a graph ha illusraes b) Name a impora heorem where he Mea Value Theorem was used i he
More informationMOSFET device models and conventions
MOFET device odels ad coveios ybols: V hreshold volae; V T kt/q, W µ OX. W W W, L L L L µ elecro obiliy i he MOFET chael (ca be uch lower ha he obiliy i bulk silico). 1. RA URRET ro versio: V -V >>4V T
More informationEE 330 Lecture 41. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive
EE 330 Lecure 41 Digial ircuis Propagaion Delay Wih Muliple Levels of Logic Overdrive Review from Las Time The Reference Inverer Reference Inverer V DD R =R PD PU = IN= 4OX WMIN LMIN V IN M 2 M 1 L VTn.2VDD
More informationEffect of Heat Exchangers Connection on Effectiveness
Joural of Roboics ad Mechaical Egieerig Research Effec of Hea Exchagers oecio o Effeciveess Voio W Koiaho Maru J Lampie ad M El Haj Assad * Aalo Uiversiy School of Sciece ad echology P O Box 00 FIN-00076
More informationEE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Challenges in Digital Design. Last Lecture. This Class
-Spring 006 Digial Inegraed Circuis Lecure Design Merics Adminisraive Suff Labs and discussions sar in week Homework # is due nex hursday Everyone should have an EECS insrucional accoun hp://wwwins.eecs.berkeley.edu/~ins/newusers.hml
More informationLecture 15 First Properties of the Brownian Motion
Lecure 15: Firs Properies 1 of 8 Course: Theory of Probabiliy II Term: Sprig 2015 Isrucor: Gorda Zikovic Lecure 15 Firs Properies of he Browia Moio This lecure deals wih some of he more immediae properies
More informationC(p, ) 13 N. Nuclear reactions generate energy create new isotopes and elements. Notation for stellar rates: p 12
Iroducio o sellar reacio raes Nuclear reacios geerae eergy creae ew isoopes ad elemes Noaio for sellar raes: p C 3 N C(p,) 3 N The heavier arge ucleus (Lab: arge) he ligher icomig projecile (Lab: beam)
More informationSequential Logic. Digital Integrated Circuits A Design Perspective. Latch versus Register. Naming Conventions. Designing Sequential Logic Circuits
esigning Sequenial Logic Circuis Adaped from Chaper 7 of igial egraed Circuis A esign Perspecive Jan M. Rabaey e al. Copyrigh 23 Prenice Hall/Pearson Sequenial Logic pus Curren Sae COMBINATIONAL LOGIC
More informationAnalog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS
TECHNICAL DATA IW0B Analog Muliplexer Demuliplexer HighPerformance SiliconGae CMOS The IW0B analog muliplexer/demuliplexer is digially conrolled analog swiches having low ON impedance and very low OFF
More informationNotes 03 largely plagiarized by %khc
1 1 Discree-Time Covoluio Noes 03 largely plagiarized by %khc Le s begi our discussio of covoluio i discree-ime, sice life is somewha easier i ha domai. We sar wih a sigal x[] ha will be he ipu io our
More informationPower Bus Decoupling Algorithm
Rev. 0.8.03 Power Bus Decoulig Algorihm Purose o Algorihm o esimae he magiude o he oise volage o he ower bus es. Descriio o Algorihm his algorihm is alied oly o digial ower bus es. or each digial ower
More informationProblems and Solutions for Section 3.2 (3.15 through 3.25)
3-7 Problems ad Soluios for Secio 3 35 hrough 35 35 Calculae he respose of a overdamped sigle-degree-of-freedom sysem o a arbirary o-periodic exciaio Soluio: From Equaio 3: x = # F! h "! d! For a overdamped
More informationF D D D D F. smoothed value of the data including Y t the most recent data.
Module 2 Forecasig 1. Wha is forecasig? Forecasig is defied as esimaig he fuure value ha a parameer will ake. Mos scieific forecasig mehods forecas he fuure value usig pas daa. I Operaios Maageme forecasig
More informationChapter 2: Time-Domain Representations of Linear Time-Invariant Systems. Chih-Wei Liu
Caper : Time-Domai Represeaios of Liear Time-Ivaria Sysems Ci-Wei Liu Oulie Iroucio Te Covoluio Sum Covoluio Sum Evaluaio Proceure Te Covoluio Iegral Covoluio Iegral Evaluaio Proceure Iercoecios of LTI
More informationMC74HC138A. 1 of 8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS
of 8 Decoder/ Demuliplexer High Performance Silicon Gae CMOS The is idenical in pinou o he LS8. The device inpus are compaible wih sandard CMOS oupus; wih pullup resisors, hey are compaible wih LSTTL oupus.
More informationRegenerative Property
DESIGN OF LOGIC FAMILIES Some desirable characteristics to have: 1. Low ower dissiatio. High oise margi (Equal high ad low margis) 3. High seed 4. Low area 5. Low outut resistace 6. High iut resistace
More information1 Notes on Little s Law (l = λw)
Copyrigh c 26 by Karl Sigma Noes o Lile s Law (l λw) We cosider here a famous ad very useful law i queueig heory called Lile s Law, also kow as l λw, which assers ha he ime average umber of cusomers i
More informationEE 330 Lecture 40. Digital Circuits. Propagation Delay With Multiple Levels of Logic Overdrive
EE 330 Lecure 0 Digial ircuis Propagaion Delay Wih Muliple Levels of Logic Overdrive Review from Las Time Propagaion Delay in Saic MOS Family F Propagaion hrough k levels of logic + + + + HL HLn LH(n-1)
More informationEEC 118 Lecture #4: CMOS Inverters. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #4: CMOS Iverters ajeeva Amirtharajah Uiversity of Califoria, Davis Jeff Parhurst Itel Cororatio Outlie eview: Iverter Trasfer Characteristics Lecture 3: Noise Margis, ise & Fall Times,
More informationDiscrete-Time Signals and Systems. Introduction to Digital Signal Processing. Independent Variable. What is a Signal? What is a System?
Discree-Time Sigals ad Sysems Iroducio o Digial Sigal Processig Professor Deepa Kudur Uiversiy of Toroo Referece: Secios. -.4 of Joh G. Proakis ad Dimiris G. Maolakis, Digial Sigal Processig: Priciples,
More informationREVERSE CHARACTERISTICS OF PN JUNCTION
EESE CHAACESCS O N JUNCON Whe ucio reverse biased, sace charge regio creaed by ioised doors ad acceors exeds. Elecric field ad volage disribuio ca be fid solvig oisso equaio e( ND NA ) div E div grad ε
More informationLecture 9: Polynomial Approximations
CS 70: Complexiy Theory /6/009 Lecure 9: Polyomial Approximaios Isrucor: Dieer va Melkebeek Scribe: Phil Rydzewski & Piramaayagam Arumuga Naiar Las ime, we proved ha o cosa deph circui ca evaluae he pariy
More informationBEST LINEAR FORECASTS VS. BEST POSSIBLE FORECASTS
BEST LINEAR FORECASTS VS. BEST POSSIBLE FORECASTS Opimal ear Forecasig Alhough we have o meioed hem explicily so far i he course, here are geeral saisical priciples for derivig he bes liear forecas, ad
More informationSection 8 Convolution and Deconvolution
APPLICATIONS IN SIGNAL PROCESSING Secio 8 Covoluio ad Decovoluio This docume illusraes several echiques for carryig ou covoluio ad decovoluio i Mahcad. There are several operaors available for hese fucios:
More informationSemiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 6
Semiconducor Devices C. Hu: Modern Semiconducor Devices for Inegraed Circuis Chaper 6 For hose of you who are sudying a bachelor level and need he old course S-69.2111 Mikro- ja nanoelekroniikan perusee
More informationSTK4080/9080 Survival and event history analysis
STK48/98 Survival ad eve hisory aalysis Marigales i discree ime Cosider a sochasic process The process M is a marigale if Lecure 3: Marigales ad oher sochasic processes i discree ime (recap) where (formally
More informationq=2π/d BNL-NSLS NSLS d = α β b β c Long d Spacing small Bragg angle 2L wide Bragg angle Though this be madness yet there is method in t X rays
Crysallizaio of fas uder shear: X-ray diffracio ad NMR daa Crysallie srucure of fas Log d Spacig small ragg agle 2L 3L Giafraco Mazzai Dalhousie Uiversiy, Halifax, Caada Shor d Spacig wide ragg agle a
More informationELEG5693 Wireless Communications Propagation and Noise Part II
Deparme of Elecrical Egieerig Uiversiy of Arkasas ELEG5693 Wireless Commuicaios Propagaio ad Noise Par II Dr. Jigxia Wu wuj@uark.edu OUTLINE Wireless chael Pah loss Shadowig Small scale fadig Simulaio
More informationExtremal graph theory II: K t and K t,t
Exremal graph heory II: K ad K, Lecure Graph Theory 06 EPFL Frak de Zeeuw I his lecure, we geeralize he wo mai heorems from he las lecure, from riagles K 3 o complee graphs K, ad from squares K, o complee
More informationL1, L2, N1 N2. + Vout. C out. Figure 2.1.1: Flyback converter
page 11 Flyback converer The Flyback converer belongs o he primary swiched converer family, which means here is isolaion beween in and oupu. Flyback converers are used in nearly all mains supplied elecronic
More informationChapter 7 Response of First-order RL and RC Circuits
Chaper 7 Response of Firs-order RL and RC Circuis 7.- The Naural Response of RL and RC Circuis 7.3 The Sep Response of RL and RC Circuis 7.4 A General Soluion for Sep and Naural Responses 7.5 Sequenial
More informationECE 570 Session 7 IC 752-E Computer Aided Engineering for Integrated Circuits. Transient analysis. Discuss time marching methods used in SPICE
ECE 570 Sessio 7 IC 75-E Compuer Aided Egieerig for Iegraed Circuis Trasie aalysis Discuss ime marcig meods used i SPICE. Time marcig meods. Explici ad implici iegraio meods 3. Implici meods used i circui
More informationTime Dependent Queuing
Time Depede Queuig Mark S. Daski Deparme of IE/MS, Norhweser Uiversiy Evaso, IL 628 Sprig, 26 Oulie Will look a M/M/s sysem Numerically iegraio of Chapma- Kolmogorov equaios Iroducio o Time Depede Queue
More informationThin MLCC (Multi-Layer Ceramic Capacitor) Reliability Evaluation Using an Accelerated Ramp Voltage Test
cceleraed Sress Tesig ad Reliabiliy Thi MLCC (Muli-Layer Ceramic Capacior) Reliabiliy Evaluaio Usig a cceleraed Ramp olage Tes Joh Scarpulla The erospace Corporaio joh.scarpulla@aero.org Jauary-4-7 Sepember
More informationManipulations involving the signal amplitude (dependent variable).
Oulie Maipulaio of discree ime sigals: Maipulaios ivolvig he idepede variable : Shifed i ime Operaios. Foldig, reflecio or ime reversal. Time Scalig. Maipulaios ivolvig he sigal ampliude (depede variable).
More informationλiv Av = 0 or ( λi Av ) = 0. In order for a vector v to be an eigenvector, it must be in the kernel of λi
Liear lgebra Lecure #9 Noes This week s lecure focuses o wha migh be called he srucural aalysis of liear rasformaios Wha are he irisic properies of a liear rasformaio? re here ay fixed direcios? The discussio
More informationO & M Cost O & M Cost
5/5/008 Turbie Reliabiliy, Maieace ad Faul Deecio Zhe Sog, Adrew Kusiak 39 Seamas Ceer Iowa Ciy, Iowa 54-57 adrew-kusiak@uiowa.edu Tel: 39-335-5934 Fax: 39-335-5669 hp://www.icae.uiowa.edu/~akusiak Oulie
More informationOnline Supplement to Reactive Tabu Search in a Team-Learning Problem
Olie Suppleme o Reacive abu Search i a eam-learig Problem Yueli She School of Ieraioal Busiess Admiisraio, Shaghai Uiversiy of Fiace ad Ecoomics, Shaghai 00433, People s Republic of Chia, she.yueli@mail.shufe.edu.c
More informationDynamic h-index: the Hirsch index in function of time
Dyamic h-idex: he Hirsch idex i fucio of ime by L. Egghe Uiversiei Hassel (UHassel), Campus Diepebeek, Agoralaa, B-3590 Diepebeek, Belgium ad Uiversiei Awerpe (UA), Campus Drie Eike, Uiversieisplei, B-260
More informationPart II Converter Dynamics and Control
Par II overer Dyamics ad orol haper 7. A Equivale ircui Modelig 7. A equivale circui modelig 8. overer rasfer fucios 9. oroller desig. Ac ad dc equivale circui modelig of he discoiuous coducio mode. urre
More informationNDS332P P-Channel Logic Level Enhancement Mode Field Effect Transistor
June 997 NS33P P-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures These P-Channel logic level enhancemen mode power field effec ransisors are produced using Fairchild's
More informationPhase Noise in CMOS Differential LC Oscillators
Phase Noise in CMOS Differenial LC Oscillaors Ali Hajimiri Thomas H. Lee Sanford Universiy, Sanford, CA 94305 Ouline Inroducion and Definiions Tank Volage Noise Sources Effec of Tail Curren Source Measuremen
More informationPhysical Limitations of Logic Gates Week 10a
Physical Limiaions of Logic Gaes Week 10a In a compuer we ll have circuis of logic gaes o perform specific funcions Compuer Daapah: Boolean algebraic funcions using binary variables Symbolic represenaion
More informationSilicon Controlled Rectifiers UNIT-1
Silicon Conrolled Recifiers UNIT-1 Silicon Conrolled Recifier A Silicon Conrolled Recifier (or Semiconducor Conrolled Recifier) is a four layer solid sae device ha conrols curren flow The name silicon
More informationComparison between Fourier and Corrected Fourier Series Methods
Malaysia Joural of Mahemaical Scieces 7(): 73-8 (13) MALAYSIAN JOURNAL OF MATHEMATICAL SCIENCES Joural homepage: hp://eispem.upm.edu.my/oural Compariso bewee Fourier ad Correced Fourier Series Mehods 1
More informationINVESTMENT PROJECT EFFICIENCY EVALUATION
368 Miljeko Crjac Domiika Crjac INVESTMENT PROJECT EFFICIENCY EVALUATION Miljeko Crjac Professor Faculy of Ecoomics Drsc Domiika Crjac Faculy of Elecrical Egieerig Osijek Summary Fiacial efficiecy of ivesme
More information1. Solve by the method of undetermined coefficients and by the method of variation of parameters. (4)
7 Differeial equaios Review Solve by he mehod of udeermied coefficies ad by he mehod of variaio of parameers (4) y y = si Soluio; we firs solve he homogeeous equaio (4) y y = 4 The correspodig characerisic
More informationLet s express the absorption of radiation by dipoles as a dipole correlation function.
MIT Deparme of Chemisry 5.74, Sprig 004: Iroducory Quaum Mechaics II Isrucor: Prof. Adrei Tokmakoff p. 81 Time-Correlaio Fucio Descripio of Absorpio Lieshape Le s express he absorpio of radiaio by dipoles
More informationECE 340 Lecture 15 and 16: Diffusion of Carriers Class Outline:
ECE 340 Lecure 5 ad 6: iffusio of Carriers Class Oulie: iffusio rocesses iffusio ad rif of Carriers Thigs you should kow whe you leave Key Quesios Why do carriers diffuse? Wha haes whe we add a elecric
More informationPure Math 30: Explained!
ure Mah : Explaied! www.puremah.com 6 Logarihms Lesso ar Basic Expoeial Applicaios Expoeial Growh & Decay: Siuaios followig his ype of chage ca be modeled usig he formula: (b) A = Fuure Amou A o = iial
More informationEEC 116 Lecture #3: CMOS Inverters MOS Scaling. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 116 Lecture #3: CMOS Inverters MOS Scaling Rajeevan Amirtharajah University of California, Davis Jeff Parhurst Intel Corporation Outline Review: Inverter Transfer Characteristics Lecture 3: Noise Margins,
More information12 Getting Started With Fourier Analysis
Commuicaios Egieerig MSc - Prelimiary Readig Geig Sared Wih Fourier Aalysis Fourier aalysis is cocered wih he represeaio of sigals i erms of he sums of sie, cosie or complex oscillaio waveforms. We ll
More informationLECTURE 5 PART 2 MOS INVERTERS STATIC DESIGN CMOS. CMOS STATIC PARAMETERS The Inverter Circuit and Operating Regions
LECTURE 5 PART 2 MOS INVERTERS STATIC ESIGN CMOS Objectives for Lecture 5 - Part 2* Uderstad the VTC of a CMOS iverter. Uderstad static aalysis of the CMOS iverter icludig breakpoits, VOL, V OH,, V IH,
More informationChapter 4 DC converter and DC switch
haper 4 D converer and D swich 4.1 Applicaion - Assumpion Applicaion: D swich: Replace mechanic swiches D converer: in racion drives Assumions: Ideal D sources Ideal Power emiconducor Devices 4.2 D swich
More informationMC14175BDR2G. Quad Type D Flip Flop
MC475B Quad Type D FlipFlop The MC475B quad ype D flipflop is coruced wih MOS Pchannel and Nchannel enhancemen mode devices in a single monolihic srucure. Each of he four flipflops is posiiveedge riggered
More informationThe Eigen Function of Linear Systems
1/25/211 The Eige Fucio of Liear Sysems.doc 1/7 The Eige Fucio of Liear Sysems Recall ha ha we ca express (expad) a ime-limied sigal wih a weighed summaio of basis fucios: v ( ) a ψ ( ) = where v ( ) =
More informationNDP4050L / NDB4050L N-Channel Logic Level Enhancement Mode Field Effect Transistor
April 996 NP45L / NB45L N-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion Feaures These logic level N-Channel enhancemen mode power field effec ransisors are produced using
More informationIntroduction to Engineering Reliability
3 Iroducio o Egieerig Reliabiliy 3. NEED FOR RELIABILITY The reliabiliy of egieerig sysems has become a impora issue durig heir desig because of he icreasig depedece of our daily lives ad schedules o he
More informationStochastic Processes Adopted From p Chapter 9 Probability, Random Variables and Stochastic Processes, 4th Edition A. Papoulis and S.
Sochasic Processes Adoped From p Chaper 9 Probabiliy, adom Variables ad Sochasic Processes, 4h Ediio A. Papoulis ad S. Pillai 9. Sochasic Processes Iroducio Le deoe he radom oucome of a experime. To every
More informationAO V Complementary Enhancement Mode Field Effect Transistor
AO46 6V Complemenary Enhancemen Mode Field Effec Transisor General Descripion The AO46 uses advanced rench echnology MOSFETs o provide excellen and low gae charge. The complemenary MOSFETs may be used
More informationNDS356P P-Channel Logic Level Enhancement Mode Field Effect Transistor
March 996 NS356P P-Channel Logic Level Enhancemen Mode Field Effec Transisor General escripion These P-Channel logic level enhancemen mode power field effec ransisors are produced using Fairchild's proprieary,
More informationFeatures / Advantages: Applications: Package: Y4
IGBT (NPT) Module CES = 12 I C2 = 16 = 2.2 CE(sa) Boos Chopper + free wheeling Diode Par number MID14-123 Backside: isolaed 1 3 4 2 Feaures / dvanages: pplicaions: Package: Y4 NPT IGBT echnology low sauraion
More informationSOTiny TM LVDS High-Speed Differential Line Receiver. Features. Description. Applications. Pinout. Logic Diagram. Function Table
67890678906789067890678906789067890678906789067890678906789067890 SOTiny TM LVDS High-Speed Differenial Line Receiver Feaures Mees or Exceeds he Requiremens of NSI TI/EI-6-99 Sandard Signaling raes up
More informationKing Fahd University of Petroleum & Minerals Computer Engineering g Dept
Kig Fahd Uiversiy of Peroleum & Mierals Compuer Egieerig g Dep COE 4 Daa ad Compuer Commuicaios erm Dr. shraf S. Hasa Mahmoud Rm -4 Ex. 74 Email: ashraf@kfupm.edu.sa 9/8/ Dr. shraf S. Hasa Mahmoud Lecure
More informationCS623: Introduction to Computing with Neural Nets (lecture-10) Pushpak Bhattacharyya Computer Science and Engineering Department IIT Bombay
CS6: Iroducio o Compuig ih Neural Nes lecure- Pushpak Bhaacharyya Compuer Sciece ad Egieerig Deparme IIT Bombay Tilig Algorihm repea A kid of divide ad coquer sraegy Give he classes i he daa, ru he percepro
More information2007 Fall: Electronic Circuits 2 CHAPTER 10. Deog-Kyoon Jeong School of Electrical Engineering
007 Fall: Electronic Circuits CHAPTER 10 Digital CMOS Logic Circuits Deog-Kyoon Jeong dkjeong@snu.ac.kr k School of Electrical Engineering Seoul lnational luniversity it Introduction In this chapter, we
More information